

EPC2110 – Dual Common-Source Enhancement-Mode GaN Power Transistor

V_{DS} , 120 V

$R_{DS(on)}$, 110 mΩ


I_D , 3.4 A



Revised January 18, 2025

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Questions:
Ask a GaN
Expert



Die size: 1.35 x 1.35 mm

EPC2110 eGaN® FETs are supplied only in passivated die form with solder bumps

Applications

- Ultra high frequency DC-DC conversion
- Wireless power transfer
- Synchronous rectification

Benefits

- Ultra high efficiency
- Ultra low $R_{DS(on)}$
- Ultra low Q_G
- Ultra small footprint

Maximum Ratings of Q1 & Q2			
PARAMETER		VALUE	UNIT
V_{DS}	Drain-to-Source Voltage (Continuous)	120	V
I_D	Continuous ($T_A = 25^\circ\text{C}$, $R_{\theta JA} = 52^\circ\text{C/W}$)	3.4	A
	Pulsed (25°C , $T_{PULSE} = 300 \mu\text{s}$)	20	
V_{GS}	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-4	
T_J	Operating Temperature	-40 to 150	$^\circ\text{C}$
T_{STG}	Storage Temperature	-40 to 150	

Thermal Characteristics of Q1 & Q2			
PARAMETER		TYP	UNIT
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	3	$^\circ\text{C/W}$
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	25	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	81	

Note 1: $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details


Static Characteristics of Q1 & Q2 ($T_J = 25^\circ\text{C}$ unless otherwise stated)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV_{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}$, $I_D = 0.3 \text{ mA}$	120			V
I_{DSS}	Drain-Source Leakage	$V_{GS} = 0 \text{ V}$, $V_{DS} = 96 \text{ V}$		0.01	0.25	mA
I_{GSS}	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		0.05	1	mA
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 \text{ V}$		0.01	0.25	mA
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 0.7 \text{ mA}$	0.8	1.4	2.5	V
$R_{DS(on)}$	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}$, $I_D = 4 \text{ A}$		80	110	mΩ
V_{SD}	Source-Drain Forward Voltage [#]	$V_{GS} = 0 \text{ V}$, $I_S = 0.5 \text{ A}$		1.9		V

[#] Defined by design. Not subject to production test.
All measurements were done with substrate connected to source.

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



<https://l.ead.me/EPC2110>



EPC2110 – Detailed Schematic

Note: The EPC2110 can be connected in parallel or used as independent FETs with common source.

Dynamic Characteristics of Q1 & Q2[#] (T_J = 25°C unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{ISS}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 60 V		85	100	pF
C _{RSS}	Reverse Transfer Capacitance			1		
C _{OSS}	Output Capacitance			60	93	
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	V _{GS} = 0 V, V _{DS} = 0 to 60 V		71		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)			88		
R _G	Gate Resistance			0.6		Ω
Q _G	Total Gate Charge	V _{GS} = 5 V, V _{DS} = 60 V, I _D = 4 A		0.8	1.1	nC
Q _{GS}	Gate to Source Charge	V _{DS} = 60 V, I _D = 4 A		0.25		
Q _{GD}	Gate to Drain Charge			0.18		
Q _{G(TH)}	Gate Charge at Threshold			0.16		
Q _{OSS}	Output Charge	V _{GS} = 0 V, V _{DS} = 60 V		5.3	8	
Q _{RR}	Source-Drain Recovery Charge			0		

[#] Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.

Note 2: C_{OSS(ER)} is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.

Note 3: C_{OSS(TR)} is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.

Figure 1 (Q1 & Q2): Typical Output Characteristics at 25°C




Figure 2 (Q1 & Q2): Typical Transfer Characteristics




Figure 3 (Q1 & Q2): Typical $R_{DS(on)}$ vs. V_{GS} for Various Drain Currents




Figure 4 (Q1 & Q2): Typical $R_{DS(on)}$ vs. V_{GS} for Various Temperatures




Figure 5a (Q1 & Q2): Typical Capacitance (Linear Scale)




Figure 5b (Q1 & Q2): Typical Capacitance (Log Scale)




Figure 6 (Q1 & Q2): Typical Output Charge and C_{OSS} Stored Energy




Figure 7 (Q1 & Q2): Typical Gate Charge





Figure 8: Typical Reverse Drain-Source Characteristics



Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0V for OFF.

Figure 9 (Q1 & Q2): Normalized On-State Resistance vs. Temperature




Figure 10 (Q1 & Q2): Typical Normalized Threshold Voltage vs. Temperature




Figure 11a (Q1 & Q2): Typical Transient Thermal Response Curves (Junction-to-Board)




Figure 11b (Q1 & Q2): Typical Transient Thermal Response Curves (Junction-to-Case)






Figure 12 (Q1 & Q2): Safe Operating Area



TAPE AND REEL CONFIGURATION

4mm pitch, 8mm wide tape on 7" reel




EPC2110 (Note 1)	Dimension (mm)		
	Target	MIN	MAX
a	8.00	7.90	8.30
b	1.75	1.65	1.85
c (Note 2)	3.50	3.45	3.55
d	4.00	3.90	4.10
e	4.00	3.90	4.10
f (Note 2)	2.00	1.95	2.05
g	1.50	1.50	1.60

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


DIE MARKINGS




Part Number	Laser Markings		
	Part # Marking Line 1	Lot Date Code Marking Line 2	Lot Date Code Marking Line 3
EPC2110	2110	YYYY	ZZZZ

DIE OUTLINE

Solder Bump View



Side View



DIM	Micrometers		
	MIN	Nominal	MAX
A	1320	1350	1380
B	1320	1350	1380
c	450	450	450
d	210	225	240
e	187	208	229


- Pad 1 is Gate 1;
- Pad 7 is Gate 2;
- Pads 2, 3 are Drain 1;
- Pads 8, 9 are Drain 2;
- Pads 4, 6 are Source;
- Pad 5 is Substrate*

*Substrate pin should be connected to Source

RECOMMENDED

LAND PATTERN


(measurements in μm)



The land pattern is solder mask defined.

RECOMMENDED
STENCIL DRAWING

(measurements in μm)



Recommended stencil should be 4 mil (100 μm) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 4 older, reference 88.5% metals content.

Additional assembly resources available at <https://epc-co.com/epc/design-support>

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: <https://epc-co.com/epc/about-epc/patents>

Information subject to change without notice.