


Features:

- V_{DS}, 40V
- $R_{DS(on)}$, 160 $m\Omega$
- I_D, 3.8 A
- Optimized eGaN® FET for high frequency applications
- Pb-Free (RoHS Compliant), Halogen Free

Applications:

- Ultra high speed DC-DC conversion
- RF Envelope Tracking
- Wireless Power Transfer
- Game console and industrial movement sensing (LiDAR)



EPC8007 eGaN FETs are supplied only in passivated die form with solder bars

MAXIMUM RATINGS

Parameter	Value
Maximum Drain – Source Voltage	40 V
Gate – Source Maximum Voltage Range	-5 V < V _{GS} < 6 V
Continuous Drain Current, 25 °C, θ _{JA} = 33	3.8 A
Maximum Pulsed Drain Current, 25 °C, T _{pulse} = 300 μs	6 A
Operating Temperature Range	-40 °C < T _J < 150 °C

STATIC CHARACTERISTICS

Parameter	Conditions	Value
Maximum Drain – Source Leakage	V _{DS} = 32 V, V _{GS} = 0 V	0.1 mA
Maximum R _{DS(ON)}	V _{GS} = 5 V, I _D = 0.5 A	160 mΩ
Gate – Source Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 0.25 \text{ mA}$	$0.7 \text{ V} < \text{V}_{\text{GS(TH)}} < 2.5 \text{ V}$
Gate – Source Maximum Positive Leakage	V _{GS} = 5 V	0.5 mA
Gate – Source Maximum Negative Leakage	V _{GS} = -5 V	-0.1 mA

 T_J = 25 °C unless otherwise stated

Specifications are with Substrate shorted to Source where applicable



DYNAMIC CHARACTERISTICS

Parameter	Conditions	Typical Value
C _{ISS} (Input Capacitance)		39 pF
C _{OSS} (Output Capacitance)	V _{DS} = 20 V; V _{GS} = 0 V	14 pF
C _{RSS} (Reverse Transfer Capacitance)		0.3 pF
Q _G (Total Gate Charge)		302 pC
Q _{GD} (Gate to Drain Charge)	V _{DS} = 20 V; I _D = 1 A	25 pC
Q _{GS} (Gate to Source Charge)		97 pC
Q _{OSS} (Output Charge)	V _{DS} = 20 V; V _{GS} = 0 V	406 pC
Q _{RR} (Source-Drain Recovery Charge)		0 pC

 $T_J = 25$ °C unless otherwise stated

THERMAL CHARACTERISTICS

		TYP	
R _{eJC}	Thermal Resistance, Junction to Case	6.7	°C/W
R _{eJB}	Thermal Resistance, Junction to Board	33	°C/W
R _{eJA}	Thermal Resistance, Junction to Ambient (Note 1)	82	°C/W

Note 1: R_{0JA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote Thermal Performance of eGaN FETs.pdf for details.

Specifications are with Substrate shorted to Source where applicable








Figure 3:




Figure 5a:




Figure 2:




Figure 4:





Figure 5b:



Log Scale









Figure 8:



All measurements were done with substrate shorted to source

Figure 7:





Figure 9:





S-PARAMETER CHARACTERISTICS

 V_{GSQ} = 1.14 V, V_{DSQ} = 20 V, I_{DQ} = 0.40 A Pulsed measurement, Heat-Sink Installed, Z_0 = 50 Ω




Figure 10: Smith Chart




Figure 11: Gain Chart

Frequency	Gate (Z _{GS})	Drain (Z _{DS})
[MHz]	[Ω]	[Ω]
200	2.38 – j12.18	22.09 – j12.13
500	1.80 – j4.51	10.27 – j13.36
1000	1.15 – j0.60	3.26 – j7.31
1200	1.04 + j0.58	2.38 – j5.43
1500	0.97 + j2.14	1.95 – j2.81
2000	1.14 + j4.74	2.40 + j0.56
2400	1.32 + j6.84	2.94 + j2.64
3000	1.99 + j10.89	3.70 + j5.58

Table 1: S-Parameter Table

Download S-parameter files at www.epc-co.com




Figure 12: Device Reflection





Figure 13: Taper and Reference Plane details – Device Connection




DIE MARKINGS




	Laser Marking		
Part Number	Part #		Lot_Date Code
	Marking Line 1	Marking Line 2	Marking Line 3
EPC8007	8ENG	YYYY	ZZZZ

DIE OUTLINE Solder Bar View



DIM	MICROMETERS		
	MIN	Nominal	MAX
А	2020	2050	2080
В	820	850	880
С	555	580	605
d	400	400	400
е	600	600	600
f	200	225	250
g	175	200	225
h	425	450	475
i	175	200	225
j	400	400	400


Side View





RECOMMENDED LAND PATTERN

(units in μ m)



Pad no. 1 is Gate

Pad no. 2 is Source Return for Gate Driver

Pad no. 3 and 5 are Source


Pad no. 4 is Drain

Pad no. 6 is Substrate

Land pattern is solder mask defined Solder mask opening is 10 µm smaller per side than bump

RECOMMENDED STENCIL

(units in μ m)



Pad no. 1 is Gate

Pad no. 2 is Source Return for Gate Driver

Pad no. 3 and 5 are Source

Pad no. 4 is Drain

Pad no. 6 is Substrate

Recommended stencil should be 4mil (100 μ m) thick, must be laser cut, openings per drawing. Note that openings for pads 5 & 6 are larger than solder mask opening.

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein. Preliminary specification sheet contains information regarding a product EPC is considering for production release. EPC does not assume any liability arising out of the application or use of any product or circuit described herin; neither does it convey any license under its patent rights, nor the rights of other.

 eGAN^* is a registered trademark of Efficient Power Conversion Corporation. U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398

Revised September, 2013