GaN Talk a blog dedicated to crushing silicon
Term: ハイパースケール
2 post(s) found

Building the Smallest, Most Cost Effective, Highest Efficiency Non-isolated 48 V to 5 - 12 V DC to DC Converters using latest Generation 100 V eGaN FETs

Building the Smallest, Most Cost Effective, Highest Efficiency Non-isolated 48 V to 5 - 12 V DC to DC Converters using latest Generation 100 V eGaN FETs
Apr 24 2019

The latest generation of 100 V GaN devices increase the efficiency, shrink the size, and reduce system cost for 48 V power conversion. The EPC2045, shown in figure 1, is rated at 100 V with 7 mΩ on- resistance that can carry a continuous current of 16 A. The EPC2045 is nearly one-tenth the footprint of a comparable Si MOSFET and has lower parasitic capacitances and can switch much faster than equivalent silicon devices, yielding lower switching loss even at higher switching frequency.

The EPC2053, shown in figure 2, is rated at 100 V with 4 mΩ on-resistance that can carry a continuous current of 32 A. The EPC2053 has lower parasitic capacitances and on-resistance than its silicon counterparts, yielding faster switching speed and lower power losses even at higher switching frequencies. These characteristics enable increasing the output power while shrinking the volume of the converter.

How to Design an eGaN FET-Based Power Stage with an Optimal Layout

How to Design an eGaN FET-Based Power Stage with an Optimal Layout
Oct 24 2018

Motivation

eGaN FETs are capable of switching much faster than Si MOSFETs, requiring more careful consideration of PCB layout design to minimize parasitic inductances. Parasitic inductances cause higher overshoot voltages and slower switching transitions. This application note reviews the key steps to design an optimal power stage layout with eGaN FETs, to avoid these unwanted effects and maximize the converter performance.

Impact of parasitic inductance on switching behavior

As shown in figure 1, three parasitic inductances can limit switching performance 1) power loop inductance (Lloop), 2) gate loop inductance (Lg), and 3) common-source inductance (Ls). The chip-scale package of eGaN FETs eliminates any significant inductance within the transistor itself, leaving the printed circuit board (PCB) as the main contributor. Each parasitic inductance is a consequence of the total area encompassed by the dynamic current path and its return loop. (See WP009: Impact of Parasitics on Performance).