Generation 5 eGaN® Technology
A Quantum Leap into a New Universe of Performance!

Efficient Power Conversion Corporation (EPC), the world’s leader in enhancement-mode gallium nitride on silicon (eGaN®) power FETs and ICs has developed a next generation of eGaN technology that makes it possible to cut the size of our products in half, while giving the power system designer access to significantly higher performance. This is EPC’s fifth generation (Gen 5) GaN technology and it is further evidence that GaN-on-silicon is a rapidly improving technology that is already more than 10 X higher performance than silicon MOSFETs while costing less to produce [1].

Development of eGaN products is a “virtuous cycle”
A fundamental virtue underlying GaN process developments is that these devices have significantly lower capacitance than their silicon counterparts. This condition translates into lower gate drive losses and lower device switching losses at higher frequencies for the same on-resistance and voltage rating. In the case of the Gen 5 100 V, 7mΩ EPC2045, a 30 percent reduction in power loss with a 2.5 percentage points better efficiency than the best comparable MOSFET was achieved in a 48 V to 5 V circuit operating at 500 kHz switching frequency (see figure 3).

In contrast to silicon MOSFETs, the switching performance of eGaN FETs improves even though they are significantly smaller – this attribute introduces a “virtuous cycle” for eGaN products going forward that will result in continued introduction of smaller devices with higher performance and lower cost.

The performance, size, and cost improvement evidenced in these new products were made possible by an innovative method of both reducing the electric fields in the drain region during breakdown, and significantly reducing the number of traps that could cause electrons to become inactive.

Overview of generation 5 eGaN technology
In figure 1 is shown the first three products of the Gen 5 family, EPC2045, EPC2046, and EPC2047. In figure 2 is shown the comparison of Gen 5 devices with state-of-the-art silicon, EPC’s Gen 4, and EPC’s Gen 5 technologies in terms of die size for the same on-resistance and voltage rating. It is important to note that this is a comparison of the chip size of a silicon MOSFET and a eGaN FET (and not a comparison with the plastic packaged MOSFET). An important issue not to forget is that the MOSFET die must be incorporated into a package, which can double the footprint as well as the cost of the finished device. eGaN FETs and ICs have been designed as chip-scale devices and thus do not need additional packaging – packaging that brings with it extra size, cost, inductance, resistance, and reliability problems [2].

Making devices smaller without increasing on-resistance translates into more devices per manufacturing batch, resulting in a significant reduction in manufacturing costs. But, how do these smaller devices perform in comparison with the earlier generation GaN technology?
It is known that a shrinking of the die size can be accompanied by a reduction in overall performance due to degraded thermal resistance. However, the degraded performance with a reduction in die size is not as pronounced with Gen 5 GaN devices because of their ultra-efficient, chip-scale format.

In addition, unlike with silicon MOSFETs, the switching performance actually improves as the device gets smaller – thus, a “virtuous cycle” of smaller devices, lower costs, and higher performance! As an illustration of this virtue, figure 3 compares the efficiency of a 48 V IN – 5 VOUT buck converter with (a) state-of-the-art silicon power MOSFETs, (b) Gen 4 eGaN FETs, and (c) Gen 5 eGaN FETs that are half the size of the Gen 4 device and one-fifth the size of the comparable MOSFET. There is a large improvement in performance with the EPC2045 fifth-generation FETs, despite the fact that they are much smaller than both the fourth-generation eGaN FET and the state-of-the-art power MOSFET.

And these new eGaN FETs are just the beginning. EPC is planning to introduce several discrete and IC products using the Gen 5 platform in 2017. Even looking farther ahead, work on Gen 6 is about to begin -- with a significant performance-gaining opportunities emerging from this incredible virtuous cycle.

**Gen 5 characteristics – a detailed comparison with Gen 4**

Gen 5 products have two main improvements over their Gen 4 ancestors:

(I) Improved figures of merit (FOM) as shown in table 1: Gen 5 devices have significantly lower capacitance. This translates into lower gate drive losses and lower device switching losses at higher frequencies (for the same on-resistance and voltage rating).

Referring to figures 3 and 4, devices with identical $R_{\text{DS(on)}}$ and $V_{\text{BSs}}$ specifications perform differently in identical circuits. This performance improvement with Gen 5 devices is due to reduced switching losses, despite smaller die and consequently higher thermal resistance.

(II) The second key difference between the technology generations is the smaller die size (see figure 2): Interestingly, smaller die size can be both an advantage and a disadvantage to

<table>
<thead>
<tr>
<th>$\text{BV (V)}$</th>
<th>EPC2001C Gen 4</th>
<th>EPC2045 Gen 5</th>
<th>EPC2010C Gen 4</th>
<th>EPC2046 Gen 5</th>
<th>EPC2034 Gen 4</th>
<th>EPC2047 Gen 5</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{\text{DS(on)}}$ (mΩ)</td>
<td>7</td>
<td>7</td>
<td>25</td>
<td>25</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>Die Area (mm²)</td>
<td>6.7</td>
<td>3.8</td>
<td>5.8</td>
<td>2.6</td>
<td>12</td>
<td>7.4</td>
</tr>
<tr>
<td>Package Area (mm²)</td>
<td>6.7</td>
<td>3.8</td>
<td>5.8</td>
<td>2.6</td>
<td>12</td>
<td>7.4</td>
</tr>
<tr>
<td>$R_{\text{DS(on)}} \cdot \text{Die Area}$</td>
<td>47</td>
<td>26</td>
<td>145</td>
<td>66</td>
<td>120</td>
<td>74</td>
</tr>
<tr>
<td>$R \cdot A$ Comparison</td>
<td>1.79</td>
<td>1</td>
<td>2.2</td>
<td>1</td>
<td>1.63</td>
<td>1</td>
</tr>
<tr>
<td>$Q_{\text{GSS}}$ (nC)</td>
<td>31</td>
<td>25</td>
<td>40</td>
<td>22</td>
<td>75</td>
<td>60</td>
</tr>
<tr>
<td>$Q_{\text{GSS}} \cdot R_{\text{DS(on)}}$</td>
<td>217</td>
<td>147</td>
<td>1000</td>
<td>575</td>
<td>750</td>
<td>600</td>
</tr>
<tr>
<td>$Q_{\text{GD}}$ (nC)</td>
<td>1.2</td>
<td>0.8</td>
<td>0.7</td>
<td>0.6</td>
<td>1.8</td>
<td>1.8</td>
</tr>
<tr>
<td>$Q_{\text{GD}} \cdot R_{\text{DS(on)}}$</td>
<td>8.4</td>
<td>7.7</td>
<td>18</td>
<td>15</td>
<td>18</td>
<td>18</td>
</tr>
</tbody>
</table>

Table 1: Comparison of device area, on-resistance, and switching figures of Merit of Generation 4 and Generation 5 eGaN FETs

**Figure 3:** Gen 5 Devices have higher performance and are about half the size of Gen 4. Both Gen 5 and Gen 4 are far superior to the best available MOSFET.

**Figure 4:** Comparison of efficiency of 200 V eGaN FETs from Gen 4 and Gen 5 at 100 kHz and 200 kHz. Despite being half the size and having the same on-resistance and voltage rating, the Gen 5 devices outperform Gen 4 by a wide margin.
the customer. It is an advantage in that smaller die require less space on the PCB. In addition, a smaller die has a greater ability to withstand a larger number of temperature cycles, as can be seen in figure 5 [2]. As an example, the Gen 5 200 V, 25mΩ EPC2046 can survive more than three times the number of power cycles with a temperature change of 100ºC compared with its Gen 4 counterpart, the EPC2010C (Note that the difference in power cycling performance between the Gen 4 EPC2034 and the Gen 5 EPC2047 is a modest 30%. This is due to the relatively small difference in the distance from the center of the die to the diagonal corner. It is this dimension that has the greatest impact on the temperature and power cycling capability of a device [2]). For demanding applications, such as telecom, automotive, or industrial, withstanding temperature and power cycles can be a big factor impacting the customer’s choice.

One other improvement in the 100 V and below Gen 5 product family is the increased spacing between the electrical terminals. Generation 4 products, rated at 100 V and below, have a 400 μm pitch. This tight pitch is sometimes challenging with low cost PCB manufacturers and thick copper traces. Generation 5 products at 100 V and below all now have a wider, 450 μm pitch. The 200 V Gen 5 product has maintained a 600 μm spacing consistent with Gen 4 (see figures 6 and 7).

A disadvantage of a smaller Gen 5 die size is that the thermal resistance can be higher than with Gen 4 products. Table 2 shows a comparison of thermal resistance between Gen 4 and Gen 5 devices of similar Rs(on) and BV rating. Due to the chip-scale packaging of all EPC’s eGaN FETs and ICs, the effect of die size on thermal resistance is mitigated by two factors, (1) there is less thermal impedance between the chip-scale package and the ambient environment compared with packaged parts, and (2) the PCB design has the largest impact on thermal resistance when no heatsink is applied to the back surface of the die.

![Figure 5. Shown is the relative power cycling performance of Gen 5 devices compared with Gen 4. Smaller die sizes have less differential thermal expansion with the underlying PCB, thus reducing strain during thermo-mechanical cycling.](image1)

![Figure 6: In comparison to Gen 4 devices, the pitch of 100 V Gen 5 transistors has been increased to 450 μm.](image2)

![Figure 7: The pitch of 200 V Gen 5 transistors is the same as Gen 4 200 V at 600 μm.](image3)
Applications
When Efficient Power Conversion launched its first-generation eGaN FETs in March 2010, new and unanticipated applications became the early-adopters of this technology. This was due to the superior performance of gallium nitride that is well beyond silicon. Applications such as LiDAR (Light Distancing and Ranging) for autonomous vehicles, wireless charging, advanced automotive LED headlamps, and RF signal envelope tracking drove the order book long before the traditional MOSFET users making DC-DC power supplies saw the benefit to their competitive position. With Gen 5 this cycle is repeated – unanticipated applications will race to adopt products with this large performance leap forward brought forth with improvements with GaN technology. There are, however, some applications that have been slow to adopt GaN technology because the relative price/performance with MOSFETs was not compelling enough to offset the risk of a new technology. It is these applications and customers that will see greater motivation to move from their aging and stagnant silicon platforms to the vital GaN-based products.

In this category are the well entrenched 48 V IN isolated and non-isolated power supply manufacturers. This is clearly a cost-competitive market that has a healthy respect for higher power density and efficiency. eGaN FETs and ICs have always demonstrated higher efficiency and power density [3], but the differences were not enough to justify the technical investment required. With Gen 5 this gap has more than doubled and should create an inarguably compelling case for the use of eGaN devices for DC-DC conversion in servers, laptops, tablets, and gaming systems.

Multi-level AC-DC power supplies have also gained popularity in ultra-small AC adapters for notebooks. With Gen 5 products on both the input and output of these power supplies, significant additional efficiency can be gained while further shrinking the form factor of the component.

Low inductance, high speed motor drives for applications from drones to dental drills are also prime candidates for the reduced size and lower switching losses at high frequencies offered by eGaN products.

Other applications that have already indicated interest in the use of GaN components are solar micro-inverters, robotics, class-D audio amplifiers, LED lighting, and low-cost LiDAR systems for automotive sensors and autonomous vehicles.

Conclusion – disruption accelerated!
All the requisite factors needed to accelerate GaN’s displacement of the venerable silicon MOSFET are being addressed with the launch of our Generation 5 technology; switching speed, small size, competitive cost, and high reliability give the eGaN FET the “winning edge.” Soon, in addition to high performance GaN FETs, integrated circuits produced using Gen 5 will hit the market with even greater cost-performance advantages. The gap between GaN and silicon technologies is widening, the advantages are too compelling to ignore.

References:

<table>
<thead>
<tr>
<th>Thermal Characteristics</th>
<th>EPC2001C</th>
<th>EPC2045</th>
<th>EPC2010C</th>
<th>EPC2046</th>
<th>EPC2034</th>
<th>EPC2047</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>GEN 4</td>
<td>GEN 5</td>
<td>GEN 4</td>
<td>GEN 5</td>
<td>GEN 4</td>
<td>GEN 5</td>
</tr>
<tr>
<td>$R_{\theta JC}$</td>
<td>TYP</td>
<td>TYP</td>
<td>TYP</td>
<td>TYP</td>
<td>TYP</td>
<td>TYP</td>
</tr>
<tr>
<td>$R_{\theta JB}$</td>
<td>1</td>
<td>1.4</td>
<td>1.1</td>
<td>2</td>
<td>0.45</td>
<td>0.8</td>
</tr>
<tr>
<td>$R_{\theta JA}$</td>
<td>2</td>
<td>8.5</td>
<td>2.7</td>
<td>13</td>
<td>3.9</td>
<td>9.5</td>
</tr>
<tr>
<td>$R_{\theta JA}$ (Note 1)</td>
<td>54</td>
<td>64</td>
<td>56</td>
<td>72</td>
<td>45</td>
<td>52</td>
</tr>
</tbody>
</table>

Table 2: Comparison of thermal properties of Generation 4 and Generation 5 eGaN FETs.

Note 1: $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.
Appendix I: The Journey to Generation 5

EPC launched its Generation 1 products (EPC1001, EPC1005, EPC1007, EPC1009, EPC1010, EPC1011, EPC2012, EPC2014, and EPC1015) in March 2010 after about two and a half years of intense development (see figure 1). Covering a range from 40 V to 200 V, the products were announced via a cover story written by San Davis, senior editor, in Power Electronics Technology Magazine. The launch was very well received by a power conversion industry that had seen a slowing pace of silicon-based technology development since the turn of the century.

The products worked well. Hundreds of companies sampled these GaN-based devices, purchasing them from a well-stocked supply at Digi-Key Electronics. Development kits enabled designers to quickly test, evaluate, and see the benefits of GaN technology brought forth by the products.

Initial devices at the 200 and below voltage range were intentionally targeted because prior experience with MOSFETs demonstrated that this part of the market would pay more for devices with significantly faster switching speed. Figure 2 shows the comparison of switching performance between EPC1001 devices and the state-of-the-art silicon MOSFETs available in 2010.

In addition, the under 200 V market appreciated size reductions and would therefore be most willing to pioneer the use of chip-scale packaging in eGaN transistors, a key feature of EPC products. In addition to taking more board space, traditional packaging costs represented at least half the total cost in producing a modern power MOSFET. Thus, EPC’s GaN transistors started their life with a head start against their aging ancestor – no packaging needed.

The initial eGaN products were intentionally priced at about 2-3 times the price of MOSFETs with similar voltage and on-resistance ratings. The purpose of this strategy was to give the potential customers the idea that GaN-based technology was not an expensive, but rather a high-performance technology alternative. We immediately began communicating that within five years the technology would mature to the point where it would be less expensive than equivalent MOSFETs for the same voltage and on-resistance ratings (see figure 3). EPC also introduced the products with the trademarked “eGaN” name.

<table>
<thead>
<tr>
<th></th>
<th>2010</th>
<th>2015</th>
</tr>
</thead>
<tbody>
<tr>
<td>Starting Material</td>
<td>Same</td>
<td>Same</td>
</tr>
<tr>
<td>Epi Growth</td>
<td>Higher</td>
<td>Same</td>
</tr>
<tr>
<td>Wafer Fab</td>
<td>Same</td>
<td>Lower</td>
</tr>
<tr>
<td>Test</td>
<td>Same</td>
<td>Same</td>
</tr>
<tr>
<td>Assembly</td>
<td>Lower</td>
<td>Lower</td>
</tr>
<tr>
<td>Overall</td>
<td>Higher</td>
<td>Lower</td>
</tr>
</tbody>
</table>

Figure 3: Page 20 from the CIPS 2010 presentation predicting GaN devices will be lower cost than silicon in approximately five years.
Appendix I: The Journey to Generation 5 (continued)

At that time the initial eGaN products were being launched, EPC took the first steps in educating the power conversion community on the four things to look for in the coming years that would indicate GaN readiness to obsolete the aging silicon MOSFET (see figure 4).

It quickly came to light that there were several barriers to widespread adoption of GaN. The first was how to drive the gate and a second was to overcome how to minimize the parasitic inductances coming to light because of the rapid switching speed of GaN transistors.

Although enhancement-mode GaN transistors are conceptually easy to use because they are normally “off” (enhancement-mode) transistors just like their MOSFET predecessors, the nuanced differences when placed into circuits took a significant amount of work by design engineers to overcome.

Two key categories of difficulty were (a) how to drive the gate without exceeding the 6 V maximum rating, and (b) how to do a circuit layout to minimize parasitic inductances. With the increased switching speed capability of the eGaN FETs, di/dt (the speed of change of current) increased to unprecedented values. Since voltage overshoot in a circuit is proportional to L di/dt, where “L” is the inductance in the circuit, voltage overshoot was large when FETs were switched quickly and there was significant parasitic inductance in the circuit.

With the introduction of Texas Instruments’ LMS113 dedicated GaN gate driver in June 2011, and along with the improved understanding on the part of EPC’s applications engineers, demonstration circuits could now be built that extracted more of the performance potential of the eGaN FETs. The task then moved toward educating the design community as to what had been learned and what specific design techniques were needed for working with high performance GaN devices. More demonstration boards (see figure 5) were launched incorporating the latest layout and driver ICs, coupled with available Gerber plots and schematics, enabled power systems designers to imitate and learn the best practices quickly.

By the end of 2011, EPC had a large enough collection of applications that it set out to self-publish the first textbook on GaN transistors for use in power conversion. GaN Transistors for Efficient Power Conversion was published in January 2012. To date, over 3,000 copies of this textbook have been sold or given to customers. J. Wiley and Sons published a second edition of this textbook with updated information on device characteristics, design considerations, and a collection of key applications in 2015.

In September 2013, EPC launched its Generation 3 product family, EPC80XX, designed for higher speed applications less sensitive to low on-resistance (see figure 6). Still in chip-scale format, the Gen 3 product had orthogonal gate and power terminals for even lower parasitic inductances in actual circuit layouts. Envelope tracking was a key target application, although the product found many uses in wireless charging as well.
Appendix I: The Journey to Generation 5 (continued)

In June 2014, EPC launched its Generation 4 product family with larger die sizes and record-breaking on-resistance (see figure 7). The voltage range was extended down to 30 V to attract customers in the point of load market. Capacitance was further reduced and figures of merit improved by about a factor of 2 compared with Gen 2.

In the power conversion universe one of the most common topologies is the half bridge. The half bridge includes two transistors where the upper device’s source is connected to the lower device’s drain. In September 2014, EPC introduced a family of monolithic half-bridge devices that became the world’s first GaN-on-silicon power integrated circuits (see figure 8). There were several advantages to integrating the power FETs in a half bridge. There was a reduction in power loop inductance due to the intimate coupling of the two power devices, and there was a heat sharing that made the average power handling of the two devices greater than the power handling of individual discrete parts with similar sizes and electrical characteristics. Figure 9 shows the progress made through four generations of eGaN technology as applied to a 12 V – 1 V buck converter operating at 1 MHz. The highest efficiency, achieved in 2015 comes from the monolithic half bridge.

During calendar year 2015 EPC increased production volumes and reduced manufacturing costs such that the cost of smaller die (<3mm²) became significantly lower than their power MOSFET counterparts. This was the first time in 60 years that any technology had proved to be both higher performance and lower cost than silicon.

Over the subsequent two years many products were launched filling out the discrete device family and expanding the IC family, providing clear benefits that could be harvested by specific customers. The focus remained in the 200 V-and-under marketplace where high performance commanded higher prices. Various competitors announced GaN-on-Si products, but their primary focus was higher voltage applications (~600 V). Yole Development published an analysis of the competitive positioning in August 2016 that is shown in figure 10.

In parallel, throughout this period, bold technology improvements were being made. EPC’s R&D team was working on a new device structure that would open the door to large improvements in product cost and performance. The goal for the first step was a fifth-generation product that would have both significantly higher performance and be half the size of Gen 4 product.

Figure 6: Third generation EPC80XX devices had gate input terminals (left) that were orthogonal to the power terminals. This enabled a circuit layout with significantly lower parasitic inductance in both power loops and gate loops.

Figure 7: Fourth generation eGaN devices had lower on-resistance and better switching figures of merit. This EPC2023 has a 30 V, 1.3 mΩ rating and can handle 590 A pulsed.

Figure 8: The first GaN-on-Si power integrated circuit was a monolithic half bridge such as the EPC2101 pictured above.

Figure 9: EPC has continuously improved eGaN technology as demonstrated by the continued gains in efficiency in a 12 V – 1 V buck converter operating at 1 MHz. The most efficient system (GaN circa 2015) uses a monolithic half bridge.

Figure 10: EPC dominates the GaN product landscape at 200 V and under – about 70% of the power transistor market.