GaN Transistors Simplify the Design of High Current Motor Drive Inverters

Battery-powered industrial vehicles such as forklifts, manual handlers, or warehouse automatic vehicles require high-current inverters to drive the electric motors. Gallium nitride technology helps to increase the power capability and simplify the inverter design in these applications.

By Marco Palma, Director, Motor Drives Systems and Applications, Efficient Power Conversion (EPC)

An inverter for forklift applications is powered with a DC voltage between 24 V and 120 V and can source up to 900 ARMS motor phase current. Generally, each producer has a platform approach and sells product families divided by voltage range, where the inverters are sized on the maximum current that can be achieved for a transient period (e.g., 2 minutes).

A typical inverter for these applications is contained in an IP65-rated enclosure (example: 150 mm x 120 mm x 60 mm) with a thick aluminum baseplate. Inside the enclosure, the power transistors are soldered to an Insulated Metal Substrate (IMS) board thermally and mechanically connected to the aluminum baseplate. Above the IMS board is a super-dense PCB with gate drivers, analog signal conditioning, power supplies, and at least two microprocessors, one dedicated to functionality and the other to safety. A certain number of transistors in parallel is required to process the current and the heat generated by the conduction and switching dissipation.

Currently, silicon MOS technology dominates the market, imposing constraints on the maximum number of devices that can be used in parallel, the maximum PWM switching frequency, and the dead time between complementary switches. The first constraint limits the maximum current, while the other two degrade motor efficiency. With GaN technology, the scenario is now evolving.

GaN advantage
The critical field in a semiconductor material determines the breakdown voltage of a device. For a given breakdown voltage, the higher the electric field, the shorter the width of the drift region. In a GaN transistor, the critical field is an order of magnitude higher than silicon, and the electron mobility due to the two-dimensional electron gas (2DEG) makes the ON resistance low while keeping its dimensions small.

The GaN technology is planar; for a given ON-resistance, the devices have capacitances approximately an order of magnitude higher than their silicon counterparts. Smaller dimensions and capacitances allow more devices in parallel on the same substrate to process more current. Moreover, smaller capacitances help increase PWM frequency and reduce dead time to improve motor efficiency.

Simplified Layout approach for GaN transistors in Motor Drive Applications
GaN transistors switch faster than equivalent Si MOSFETs. But with great power comes great responsibility: the layout must be carefully designed. The drain-source power loop circuits and the gate-source loop circuits are sensitive to parasitic inductances. This is important in power converters that must switch above 200 kHz. Motor drive GaN inverters switch up to 100 kHz, and the switching dv/dt is set to less than 10 V/ns to be compatible with motor winding insulation high-frequency breakdown requirements. While most layout considerations still hold, others can be relaxed without compromising the final outcome.

GaN FET fundamental layout guidelines
Reducing the parasitic inductances and following a symmetric approach is essential without compromising the modularity. Three types of parasitic inductance adversely affect the inverter operation, as shown in Figure 1:

a) Common source parasitic inductance (CSI) (Figure 1 green boxes): The return path of the gate signal of a GaN FET must be separated from the high current path in the source pads. This parasitic inductance has the greatest detrimental effect on the converter operation and is the most frequent error encountered in design reviews. EPC GaN FETs do not have a dedicated Kelvin gate return connection, so this connection must be made in the PCB layout [1].

b) Power loop parasitic inductance (LLoop) (Figure 1 brown boxes): The high-frequency current loop encompassing DC+ and GND must have low inductance to reduce ringing, which contributes to losses and associated EMI generation. The internal-vertical layout with the GND plane has been demonstrated to yield the lowest inductance layout [3].

c) Gate loop parasitic inductance (Lgate) (Figure 1 magenta boxes): The recommended and the maximum voltage ratings for the gate of a GaN FET are more stringent than for Si MOSFETs; hence, particular care must be taken with the gate signals path that must always be paired with the gate return. This is the second most frequent error encountered in design reviews. When paralleling FETs, all gate paths should have the same impedance (i.e., the same length) to match voltage magnitude and propagation at each gate.
One consequence of these rules is that, for high-frequency GaN converters, it is common to parallel the half bridges instead of paralleling the transistors. An example is shown in Figure 2. However, a simpler approach has been adopted and demonstrated with the EPC9186 reference design, given that a motor drive switches slower than a high-frequency converter.

**EPC9186 layout approach**

EPC has released several reference design boards for motor drive inverters using GaN FETs and GaN integrated circuits. All reference design boards share the same block diagram and controller connector to help the designer scale up the current and voltage during the design phase of an inverter family.

The new EPC9186 measures 10 cm x 13.5 cm and is the power section of a motor drive inverter rated at 100 V and 150 ARMS steady state phase current. It comprises a 10-layer, 2-oz FR4 PCB and auxiliary power supplies to generate 5 V and 3.3 V from the DC Bus, phase voltage, current sensing circuits, and over-current protection comparators. The EPC9186 motor drive inverter can be paired with an EPC9147x controller, allowing the designer to use their preferred motion controller.

The EPC9186 switching cell has four EPC2302 transistors connected in parallel, placed with a simplified layout that relaxes the parallel GaN FET design rules. The gate driver is on the left side of the switching cell; the low-side and high-side GaN FETs are placed in two rows toward the phase output connector.

Figure 3 shows the EPC9186 board and the switching cell details, where L1 and H1 are the low-side and high-side transistors nearest the gate driver, and L4 and H4 are the transistors farthest from the gate driver. The motor phase output connector is shown in the same figure.

![Figure 3: EPC9186 100 V, 150 A\text{RMS} per phase motor drive board. Switching cell details on the right.](image)

This layout partially follows internal vertical layout rule b) given in the previous section; that is, the first inner layer is a GND connection to minimize the power loop inductance, however, the switching cell has no high-frequency capacitors because the switching dv/dt is low. The common guideline of having the same length for all gate signals is not strictly followed in the EPC9186 because the gate path length increases with the distance from the gate driver. The gate signals are encapsulated within two layers of the corresponding gate signal return that act as a shield. These two layers are connected to a single Kelvin point per transistor to reduce the common source inductance.

**EPC9186 experimental results**

Experimental tests showed that the simplified switching cell power layout approach does not harm inverter performance. Figure 4 shows clean gate signals in all transistors, independently of the distance from the gate driver. Figure 5 shows the steady state phase current capability as a function of the accepted temperature rise. The steady state current depends on the thermal condition, and the board was tested using a heatsink cooled by 400 LFM airflow.

![Figure 4: Gate signals H1-L1 vs. H4-L4 at +100 A and −80 A motor phase current. Time 50 ns/div](image)

![Figure 5: EPC9186 current vs. delta temperature and frequency](image)

**Conclusion**

EPC GaN FET devices are smaller than silicon MOSFETs and have lower thermal resistance to the case, allowing double-side cooling. They allow more devices to be connected in parallel that can conduct more current in the same inverter enclosure volume while showing superior thermal management. This benefits battery-powered industrial vehicles such as forklifts, manual handlers, or warehouse automatic vehicles demanding higher currents in smaller volumes.

**References**


State-of-the-Art Power Density with GaN

Fast Switching • High Efficiency • Small Size

eGaN FETs and ICs provide the fast switching, small size, and high efficiency needed to provide the highest power density solutions for advanced computing applications such as artificial intelligence, machine learning, and advanced gaming.