EPC2088 – Enhancement Mode Power Transistor

V_{DS} , 100 V $R_{DS(on)} \ , \ 3.2 \ m\Omega \ max \\ I_D \ , \ 60 \ A$



Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Application Notes:

- Easy-to-use and reliable gate
- Gate Drive ON = 5–5.25 V typical, OFF = 0 V (negative voltage not needed)
- Recommended dead time (half bridge circuit) \leq 30 ns for best efficiency
- Top of FET (back side) is electrically connected to source

Maximum Ratings					
	PARAMETER	VALUE	UNIT		
V _{DS}	Drain-to-Source Voltage (Continuous)	100	V		
V _{DS(tr)}	Drain-to-Source Voltage (Repetitive Transient) ⁽¹⁾	120			
	Continuous (T _A = 25°C)	60	٨		
ID	Pulsed (25°C, T _{PULSE} = 300 μs)	231	A		
V	Gate-to-Source Voltage	6	V		
V _{GS}	Gate-to-Source Voltage	-4	V		
τ	Operating Temperature	-40 to 150	00		
T _{STG}	Storage Temperature	-40 to 150	°C		

 $^{(1)}$ Pulsed repetitively, duty cycle factor (DC_{Factor}) $\leq 1\%$;

See Figure 13 and Reliability Report Phase 16, Section 3.2.6

Thermal Characteristics					
	PARAMETER	ТҮР	UNIT		
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.5			
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	1.4	°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	53			

Note 1: R_{BJA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

Static Characteristics ($T_J = 25^{\circ}$ C unless otherwise stated)							
PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 V, I_{D} = 0.1 mA$	100			V	
I _{DSS}	Drain-Source Leakage	$V_{GS} = 0 V, V_{DS} = 80 V$		0.002	0.08	8	
l _{GSS}	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.007	2.3	mA	
	Gate-to-Source Forward Leakage [#]	$V_{GS} = 5 V, T_J = 125^{\circ}C$		1	9		
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.01	0.2		
V _{GS(TH)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 7 \text{ mA}$	0.7	1.3	2.5	V	
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, \text{ I}_{D} = 25 \text{ A}$		2.4	3.2	mΩ	
V _{SD}	Source-Drain Forward Voltage [#]	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.5		V	

Defined by design. Not subject to production test.





EFFICIENT POWER CONVERSION

RoHS 🕅

Die Size: 3.5 x 1.95 mm

EPC2088 eGaN[®] FETs are supplied only in passivated die form with solder bars.

Applications

- DC-DC converters
- BLDC motor drives
- Sync rectification for AC/DC and DC-DC
- Point-of-Load converters
- USB-C
- Lidar
- Class-D audio
- LED lighting
- eMobility

Benefits

- Ultra high efficiency
- No reverse recovery
- Ultra low Q_G
- Small footprint

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC2088

EPC – POWER CONVERSION TECHNOLOGY LEADER | EPC-CO.COM | ©2024 | For more information: info@epc-co.com

EPC2088


Halogen-Free

Dynamic Characteristics [#] ($T_j = 25^{\circ}C$ unless otherwise stated)						
PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C _{ISS}	Input Capacitance			1864	2703	
C _{RSS}	Reverse Transfer Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		3.6		
C _{OSS}	Output Capacitance			557	659	pF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)			694		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	$-V_{DS} = 0$ to 50 V, $V_{GS} = 0$ V		944		
R _G	Gate Resistance			0.4		Ω
Q _G	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 25 \text{ A}$		12.5	17.8	
Q _{GS}	Gate-to-Source Charge			4.4		
Q _{GD}	Gate-to-Drain Charge	$V_{DS} = 50 V, I_D = 25 A$		1.4		
Q _{G(TH)}	Gate Charge at Threshold			3.2		nC
Qoss	Output Charge	$V_{DS} = 50 V, V_{GS} = 0 V$		47	55	1
Q _{RR}	Source-Drain Recovery Charge			0		1


Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.


Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}. Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.



























Figure 12: Typical Transient Thermal Response Curves



t₁, Rectangular Pulse Duration, seconds





Figure 13: Duty Cycle Factor (DC_{Factor}) Illustration for Repetitive Overvoltage Specification



1% is the ratio between T_{O} (overvoltage duration) and T_{S} (one switching period).


LAYOUT CONSIDERATIONS

GaN transistors generally behave like power MOSFETs, but at much higher switching speeds and power densities, therefore layout considerations are very important, and care must be taken to minimize layout parasitic inductances. The recommended design utilizes the first inner layer as a power loop return path. This return path is located directly beneath the top layer's power loop allowing for the smallest physical loop size. This method is also commonly referred to as flux cancellation. Variations of this concept can be implemented by placing the bus capacitors either next to the high side device, or next to the low side device, or between the low and high side devices, but in all cases the loop is closed using the first inner layer right beneath the devices.

A similar concept is also used for the gate loop, with the return gate loop located directly under the turn ON and OFF gate resistors.

Furthermore, to minimize the common source inductance between power and gate loops, the power and gate loops are laid out perpendicular to each other, and a via next to the source pad closest to the gate pad is used as Kelvin connection for the gate driver return path.

The EPC90154 Quick Start Guide – 100 V, 40 A Half-Bridge Development Board Using EPC2088 implements our recommended vertical inner layout.



I = Via for source Kelvin connection


Figure 13: Inner vertical layout for power and gate loops from EPC90154

Detailed recommendations on layout can be found on EPC's website: Optimizing PCB Layout with eGaN FETs.pdf

TYPICAL SWITCHING BEHAVIOR

The following typical switching waveforms are captured in these conditions:

- EPC90154 100 V, 40 A Half-bridge Development Board using EPC2088
- Gate driver: uP1966E with 0.4 $\Omega/0.7 \Omega$ pull-down/pull-up resistance
- External $R_G(ON) = 1 \Omega$, $R_G(OFF) = 0 \Omega$
- $V_{IN} = 48 \text{ V}, I_L = 25 \text{ A}$



TYPICAL THERMAL CONCEPT

The EPC2088 can take advantage of dual sided cooling to maximize its heat dissipation capabilities in high power density designs. Note that the top of EPC FETs are connected to source potential, so for half-bridge topologies the Thermal Interface Material (TIM) needs to provide electrical isolation to the heatsink.

Recommended best practice thermal solutions are covered in detail in How2AppNote012 - How to Get More Power Out of an eGaN Converter.pdf.




Figure 15: Exploded view of heatsink assembly using screws





Figure 16: A cross-section image of dual sided thermal solution


Note: Connecting the heatsink to ground is recommended and can significantly improve radiated EMI

The thermal design can be optimized by using the GaN FET Thermal Calculator on EPC's website.


EPC2088

TAPE AND REEL CONFIGURATION





Dia aviantation dat	ΥΥΥΥ	Laser Markings				
Die orientation dot	ZZZZ	Part Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3	
Gate Pad bar is under this corner —		EPC2088	0B53	үүүү	2222	



MAX

3530

1980


1645

1820

795

270

(units in µm)



Recommended stencil should be 4 mil (100 µm) thick, must be laser cut, openings per drawing. Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

The corner has a radius of R60.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found any scooping issues.

ADDITIONAL RESOURCES AVAILABLE

Solder mask defined pads are recommended for best reliability.




Figure 17: Solder mask defined versus non-solder mask defined pad




Figure 18: Effect of solder mask design on the solder ball symmetry

- Assembly resources https://epc-co.com/epc/Portals/0/epc/documents/product-training/Appnote_GaNassembly.pdf
- Library of Altium footprints for production FETs and ICs https://epc-co.com/epc/documents/altium-files/EPC%20Altium%20Library.zip (for preliminary device Altium footprints, contact EPC)

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others. eGaN[®] is a registered trademark of Efficient Power Conversion Corporation. EPC Patent Listing: https://epc-co.com/epc/design-support Information subject to change without notice.