


EPC21702 – eToF™ Laser Driver IC

100 V

30 A Peak

PRELIMINARY




The EPC21702 is a laser driver that is controlled using 3.3 V logic at high frequencies of up to 10 MHz to modulate laser driving currents of up to 30 Amps. Full driver integration is achieved using EPC's proprietary GaN IC technology.


Wafer-level chip-scale packaging is used resulting in a BGA package that measures only 1.66 x 1.46 mm. The BGA package has low inductance and lays out very well with the laser system.

The EPC21702 uses 5 V and 10 V logic supplies and is capable of interfacing to digital controllers.

Typical Connection Diagram



Laser Driver



Boost Converter

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to $V_{SS} = S$ unless indicated otherwise.


Symbol	Definition	MIN	MAX	UNIT
V_D	Drain Voltage (to Source)		100	V
V_5	5 V Supply Voltage	-0.3	5.5	
V_{10}	10 V Supply Voltage	-0.3	11	
IN	Logic Input	-0.3	5	
I_D	Average Drain Current		7.4	A
T_J	Operating Junction Temperature	-40	125	°C
T_{STG}	Storage Temperature	-40	150	

ESD Ratings

Symbol	Definition	MIN	UNIT
HBW	Human-body model	+/-250	V
CDM	Charged-device model ⁶	N/A	

Thermal Characteristics

Symbol	Definition	MIN	UNIT
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	3.0	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	6.6	
$R_{\theta JA_JEDEC}$	Thermal Resistance, Junction-to-Ambient (using JEDEC 51-2 PCB)	71	
$R_{\theta JA_EVB}$	Thermal Resistance, Junction-to-Ambient (using EPC9185 EVB)	46	



Die size: 1.66 x 1.46 mm

EPC21702 eToF laser driver ICs are supplied in passivated die form with solder bumps.

Features

- V_{Laser} operating range up to 80 V
- Low current sleep mode with fast enable
- 30 Amp peak current
- Switching frequency greater than 10 MHz
- Typical voltage switching time 1 ns
- 5 V and 10 V nominal logic power supplies
- 3.3 V logic compatible input control
- 1.5 ns minimum output pulse width
- 3.5 ns delay time from input to output

Applications

- Time of flight measurement
 - Security systems
 - Driver awareness
 - Robotic vision
 - Industrial safety
 - Automotive parking assistance and collision avoidance
- Power Supply
 - Boost control switch
 - Flyback control switch
 - Forward control switch
- Class-E Amplifier

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



<https://l.ead.me/EPC21702>

Recommended Operating Conditions

For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to $V_{SS} = S$ unless indicated otherwise.

Symbol	Definition	MIN	TYP	MAX	UNIT
V_{Laser}	Laser Driver Voltage (to Source) ⁵	5		80	V
V_5	5 V Supply Voltage ⁵		5		
V_{10}	10 V Supply Voltage ⁵		10		

Truth Table

IN	EN	Laser
X	0	Laser Driver Sleep
0	1	Off
1	1	On

Electrical Characteristics

All ratings at $T_J = 25^\circ\text{C}$. $V_{Laser} = 50\text{ V}$, $R_{Load} = 2.3\ \Omega$, $V_{IL} = 0\text{ V}$, $V_{IH} = 3.3\text{ V}$, $V_5 = 5\text{ V}$, $V_{10} = 10\text{ V}$, enable active unless indicated otherwise.

Symbol	Definition	MIN	TYP	MAX	UNIT	
Operating Power Supply, V_{DD}						
$I_5(\text{Off})$	V_5 Quiescent current with laser driver off		35	60	mA	
$I_5(1\text{ MHz})$	Operating current off V_5		39			
$I_5(\text{Sleep})$	Sleep mode current from V_5 (EN = Low)			1		
I_{10}	Operating current from V_{10}			1.5		
Input Pins						
V_{IH}	High-level input voltage threshold	1.9			V	
V_{IL}	Low-level input voltage threshold			0.5		
V_{IHyst}	Hysteresis between rising and falling threshold	35			mV	
R_{IN}	Input pulldown resistance		1.25		k Ω	
R_{EN}	Enable pulldown resistance		50		Ω	
Power Stage						
$R_{DS(\text{on})}^1$	Drain to Source Resistance		23		m Ω	
$I_{D(\text{peak})}^1$	Peak Laser Drive Current Capability	30			A	
C_{OSS}^1	$V_{DS} = 50\text{ V}$, $V_{IN} = 0\text{ V}$		107		pF	
Q_{OSS}^1	$V_{DS} = 50\text{ V}$, $V_{IN} = 0\text{ V}$		8.0		nC	
E_{OSS}^1	$V_{DS} = 50\text{ V}$, $V_{IN} = 0\text{ V}$		162		nJ	
$C_{OSS(\text{ER})}^{1,2}$	$V_{DS} = 0$ to 50 V , $V_{IN} = 0\text{ V}$		129		pF	
$C_{OSS(\text{TR})}^{1,3}$	$V_{DS} = 0$ to 50 V , $V_{IN} = 0\text{ V}$		159			
Dynamic Characteristics						
t_{EN}	Time to Enable		45	100	ns	
$t_{D(\text{on})}^1$	Turn on delay time		3.5	6.75		
t_F^1	Drain fall time		0.75	1.5		
$t_{D(\text{off})}^1$	Turn off delay time		5.2	7.3		
$t_R^{1,4}$	Drain rise time (refer to figure 9)		0.4			
t_{dPW}^1	Pulse width distortion	-2	-0.24	1.6		
$t_{in(\text{min}(\text{on}))}^1$	Minimum input pulse width		2.5			
$t_{D(\text{min}(\text{on}))}^1$	Minimum drain pulse width		1.5			
$t_{On(\text{Max})}^1$	Maximum on time		500			μs
PRF ¹	Maximum pulse repetition frequency, 0°C to 100°C		10			MHz

Notes:

- Guaranteed by design, but not tested
- $C_{OSS(\text{ER})}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% max (V_D)
- $C_{OSS(\text{TR})}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% max (V_D)
- Drain rise time is determined by ZVS charging of the output capacitance
- See Power Sequencing section in Applications Information for considerations on laser drive voltage
- Paragraph 2.7 of AEC Q100-011 Rev. D, Jan. 29, 2019 states that CDM specification is not necessary on such a small device

Pinout Description

Pin	Description
V_5	5 V Voltage Supply (Decouple to GND with small, low inductance capacitor)
V_{10}	10 V Voltage Supply (Decouple to GND with small, low inductance capacitor)
EN	Enable
IN	Logic input
D	Power Drain
S	Power Source
V_{SS}	Signal Ground

Performance Curves

Figure 1: Typical Quiescent Current vs. Temperature




Figure 2: Typical Turn On Propagation Delay vs. Temperature




Figure 3: Typical Turn Off Propagation Delay vs. Temperature




Figure 4: Typical C_{oss}




Figure 5: Typical Output Charge and C_{oss} Stored Energy





Figure 6: Transient Thermal Impedance



Application Information

Safety Warning

This device is capable of driving laser diodes to generate high power optical pulses. Such pulses are capable of causing **PERMANENT VISION DAMAGE AND BLINDNESS** as well as additional injury or property damage. Laser diodes may emit infrared (IR) light that is invisible to the user, but which can still cause **PERMANENT VISION DAMAGE AND BLINDNESS** as well as additional injury or property damage. User is fully responsible for following proper laser safety procedures to prevent injury or damage.

Power Sequencing

IN must be held low during power up sequence. For power up, V₅ and V₁₀ must be applied before applying voltage to the drain to prevent possible unwanted turn on of the output. For power down, the order must be reversed.

Power Up	EN	IN	V ₁₀	V ₅	Drain
1	Low	Low	0 V	0 V	0 V
2	Low	Low	0 V	5 V	0 V
3	Low	Low	10 V	5 V	0 V
4	Low	Low	10 V	5 V	V _{Laser Drive}
5	Active	Low	10 V	5 V	V _{Laser Drive}
6	Active	Active	10 V	5 V	V _{Laser Drive}
Power Down	IN	IN	V _{DD}	V _{DD}	Drain
1	Low	Low	10 V	5 V	V _{Laser Drive}
2	Low	Low	10 V	5 V	0 V
1	Low	Low	0 V	5 V	0 V
2	Low	Low	0 V	0 V	0 V

Application Information

Layout and decoupling

Minimizing inductance in both power and gate drive loops is critical. The power loop is primary, and gate drive loop secondary. Short, wide traces are required, and returning in the second layer, using a thin dielectric will cancel much of the inductance. Using multiple ceramic capacitors in parallel will reduce stray inductance and impedance in the power loop. Use high quality NPO or COG capacitors for both power and gate drive. This will increase effective capacitance as capacitors with lower quality materials will lose much more capacitance with voltage. Recommended layout is shown below. Component recommendations for power and gate drive decoupling capacitors are shown in the demonstration board quick start guide.

Turn off current is limited by the energy of the power loop stray inductance transferring to the C_{OSS} of the power FET of the laser driver. E_{OSS} vs. V_{DS} curve is in the datasheet (Figure 5).

Start up

V_{DD} should be applied before the laser voltage. For applications where the laser voltage is below 10 V and at elevated temperatures, it may take a few pulses before the pulse width stabilizes.

Output Capacitance

Output capacitance (C_{OSS}) is the capacitance between D and V_{SS} . Output charge (Q_{OSS}) is the integral of output capacitance over voltage. Just like discrete power FETs, output capacitance is charged and discharged with each cycle. This takes time and dissipates power. Please refer to FET application notes to determine impact.

Figure 7: Power and Gate Drive Turn On Loops





Figure 8: Recommended Layout



Cathode to drain connection on second conductor layer

Figure 9: Parameter Measurement Test Circuits






Figure 10: Parameter Measurement Definitions



TAPE AND REEL CONFIGURATION

4 mm pitch, 8 mm wide tape on 7" reel
Standard reel packages 2,500 units




EPC21702 (Note 1)	Dimension (mm)		
	Target	MIN	MAX
a	8.00	7.90	8.30
b	1.75	1.65	1.85
c (Note 2)	3.50	3.45	3.55
d	4.00	3.90	4.10
e	4.00	3.90	4.10
f (Note 2)	2.00	1.95	2.05
g	1.50	1.50	1.60

Die is placed into pocket bump side down (face side down)

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


DIE MARKINGS



Part Number	Laser Markings		
	Part Number Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC21702	AAG	XXXX	YYYY


DIE OUTLINE

Solder Bump View




DIM	MICROMETERS		
	MIN	Nominal	MAX
A	1630	1650	1690
B	1430	1460	1490
c		400	
d		622.5	
e		500	
f	205	225	445
g	650	670	690
k		230	
m		207.5	
n		430	

Side View



Pad 1 is V_{IN}
 Pad 2 is EN
 Pads 3, 5, and 9 are Source
 Pad 4 is A_{GND}
 Pad 6 is D
 Pad 7 is V_{DD10} (Final version may undergo improvement to eliminate 10V)
 Pad 8 is V_{DD5}


RECOMMENDED LAND PATTERN
(units in μm)



DIM	MICROMETERS
A	1650
B	1460
c	400
d	622.5
e	500
f	205
g	650
k	230
m	207.5
n	430

Pad 1 is V_{IN}
 Pad 2 is EN
 Pads 3, 5 and 9 are Source
 Pad 4 is A_{GND}
 Pad 6 is D
 Pad 7 is V_{DD10}
 Pad 8 is V_{DD5}

RECOMMENDED STENCIL DRAWING
(measurements in μm)



DIM	MICROMETERS
A	1650
B	1460
c	400
d	622.5
e	500
f	205
g	650
k	230
m	207.5
n	430

Recommended stencil should be 4mil (100 μm) thick, must be laser cut, opening per drawing.

The corner has a radius of R60

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional assembly resources available at

<https://epc-co.com/epc/design-support/assemblybasics>

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.
 EPC Patent Listing: <https://epc-co.com/epc/about-epc/patents>

Information subject to change without notice.
 Revised December, 2023