
EPC2204 – Enhancement Mode Power Transistor

 V_{DS} , 100 V $R_{DS(on)}$, $6~m\Omega$ I_D, 29 A









Revised November 26, 2024

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low RDS(on), while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR}. The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Application Notes:

- Easy-to-use and reliable gate, Gate Drive ON = 5-5.25 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source

Questions: Ask a GaN **Expert**



	Maximum Ratings					
	PARAMETER VALUE UNIT					
V _{DS}	Drain-to-Source Voltage (Continuous)	100	V			
V _{DS(tr)}	Drain-to-Source Voltage (Repetitive Transient) ⁽¹⁾	120				
I _D	Continuous (T _A = 25°C)	29				
	Pulsed $(25^{\circ}C, T_{PULSE} = 10 \mu s)$	167	Α			
	Pulsed (125°C, T _{PULSE} = 10 μs)	134				
VGS	Gate-to-Source Voltage	6	V			
	Gate-to-Source Voltage	-4	V			
TJ	Operating Temperature	-40 to 150	۰٫			
T _{STG}	Storage Temperature	-40 to 150	- ℃			

⁽¹⁾ Pulsed repetitively, duty cycle factor (DC_{Factor}) $\leq 1\%$; See Figure 13 and Reliability Report Phase 16, Section 3.2.6

	Thermal Characteristics				
PARAMETER TYP UNIT					
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1			
R _{θJB} Thermal Resistance, Junction-to-Board 2.5 °C/N			°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	64			

Note 1: Reia is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

	Static Characteristics ($T_j = 25^{\circ}$ C unless otherwise stated)					
	PARAMETER TEST CONDITIONS MIN TYP MAX UN					
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 0.25 \text{ mA}$	100			٧
I _{DSS}	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$		0.04	0.2	
	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.01	1.3	А
I _{GSS}	Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V, T}_{J} = 125^{\circ}\text{C}$		0.3	6.7	mA
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.03	0.2	
V _{GS(TH)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 4 \text{ mA}$	0.8	1.1	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_D = 16 \text{ A}$		4.4	6	mΩ
V_{SD}	Source-Drain Forward Voltage#	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.6		٧

[#] Defined by design. Not subject to production test.



Die size: 2.5 x 1.5 mm

EPC2204 eGaN® FETs are supplied only in passivated die form with solder bars.

Applications

- DC-DC converters
- Isolated DC-DC converters
- Lidar
- Sync rectification for AC-DC and DC-DC
- · Point of load converters
- USB-C
- · Class-D audio
- · LED lighting
- · eMobility

Benefits

- Ultra high efficiency
- No reverse recovery
- Ultra low Q_G
- · Small footprint

Scan OR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC2204

	Dynamic Characteristics $^{\#}$ (T _J = 25 $^{\circ}$ C unless otherwise stated)					
	PARAMETER TEST CONDITIONS MIN TYP MAX U					UNIT
C _{ISS}	Input Capacitance			644	851	
C_{RSS}	Reverse Transfer Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		2.3		
C_{OSS}	Output Capacitance			304	456	рF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	V 0+= F0VV 0V		401		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0 \text{ to } 50 \text{ V}, V_{GS} = 0 \text{ V}$		501		
R_{G}	Gate Resistance			0.4		Ω
Q_{G}	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 16 \text{ A}$		5.7	7.4	
Q_GS	Gate-to-Source Charge			1.8		
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 50 \text{ V}, I_D = 16 \text{ A}$		0.8		
Q _{G(TH)}	Gate Charge at Threshold		1			nC nC
Qoss	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		25	38	
Q _{RR}	Source-Drain Recovery Charge			0		

[#] Defined by design. Not subject to production test.

Figure 1: Typical Output Characteristics at 25°C*





Figure 3: Typical $R_{DS(on)}\, vs.\, V_{GS}\, for\, Various\, Drain\, Currents$



 * Generated based on a pulse width of 300 $\mu s.$

Figure 2: Typical Transfer Characteristics*





Figure 4: Typical R_{DS(on)} vs. V_{GS} for Various Temperatures



All measurements were done with substrate connected to source.

Note 2: $C_{OSS(FR)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} . Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} .






Figure 5b: Typical Capacitance (Log Scale)




Figure 6: Typical Output Charge and Coss Stored Energy




Figure 7: Typical Gate Charge




Figure 8: Typical Reverse Drain-Source Characteristics*





Figure 9: Typical Normalized On-State Resistance vs. Temp.




Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.

* Generated based on a pulse width of 300 μ s.

Figure 10: Typical Normalized Threshold Voltage vs. Temp. 1.4 1.3 $I_D = 4 \text{ mA}$ **Normalized Threshold Voltage** 1.2 1.1 1. 0.9 0.8 0.7 0.6 0 75 100 125 150 T_J – Junction Temperature (°C)

Figure 12: Typical Transient Thermal Response Curves



t₁, Rectangular Pulse Duration, seconds





Figure 13: Duty Cycle Factor (DC_{Factor}) Illustration for Repetitive Overvoltage Specification




 $T_J = Max Rated$, $T_C = +25$ °C, Single Pulse

1% is the ratio between T_0 (overvoltage duration) and T_S (one switching period).



 $4\,mm$ pitch, $8\,mm$ wide tape on $7^{\prime\prime}$ reel





d Tape Feed Direction	\Rightarrow
◆ ✓ ZZZZ	Die orientation dot Gate solder bar is under this corner
Die is placed into p solder bar side dov	


(face side down)

Dimension (mm)		
Target	MIN	MAX
8.00	7.90	8.30
1.75	1.65	1.85
3.50	3.45	3.55
4.00	3.90	4.10
4.00	3.90	4.10
2.00	1.95	2.05
1.50	1.50	1.60
0.50	0.45	0.55
	8.00 1.75 3.50 4.00 4.00 2.00 1.50	Target MIN 8.00 7.90 1.75 1.65 3.50 3.45 4.00 3.90 4.00 3.90 2.00 1.95 1.50 1.50

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS



Deut		Laser Markings	
Part Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC2204	2204	YYYY	7777

	Micrometers			
DIM	MIN	Nominal	MAX	
Α	2470	2500	2530	
В	1470	1500	1530	
c	1155	1175	1195	
d 1330		1350	1370	
e		500		
f	230	250	270	
g	280 300		320	
h	805 825 8		845	
j	787.5			
k	209	225		
m	234 250			

Pad 1 is Gate;

Pads 2,4,6 are Source;

Pads 3, 5 are Drain


Note: Dimensions **d** and **c** are centered

Seating plane

 120 ± 12

RECOMMENDED LAND PATTERN

(units in μ m)



Land pattern is solder mask defined.


DIM	Nominal
A	2500
В	1500
c1	1155
d1	1330
e	500
f1	230
g1	280
h1	805
j	787.5
k	225
m	250

Pad 1 is Gate; Pads 2,4,6 are Source; Pads 3, 5 are Drain

(for solder mask defined pads)

RECOMMENDED STENCIL DRAWING

(units in μ m)



DIM	Nominal
A	2500
В	1500
c1	1155
d1	1330
e	500
f1	230
f2	210
g1	280
h1	805
j	787.5
k	225
m	250

Recommended stencil should be 4 mil (100 μ m) thick, must be laser cut, openings per drawing.

The corner has a radius of R60.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found any scooping issues.

LAYOUT CONSIDERATIONS

GaN transistors generally behave like power MOSFETs, but at much higher switching speeds and power densities, therefore layout considerations are very important, and care must be taken to minimize layout parasitic inductances. The recommended design utilizes the first inner layer as a power loop return path. This return path is located directly beneath the top layer's power loop allowing for the smallest physical loop size. This method is also commonly referred to as flux cancellation. Variations of this concept can be implemented by placing the bus capacitors either next to the high side device, next to the low side device, or between the low and high side devices, but in all cases the loop is closed using the first inner layer right beneath the devices.

A similar concept is also used for the gate loop, with the return gate loop located directly under the turn ON and OFF gate resistors.

Furthermore, to minimize the common source inductance between power and gate loops, the power and gate loops are laid out perpendicular to each other, and a via next to the source pad closest to the gate pad is used as Kelvin connection for the gate driver return path.

The EPC9097 Half-Bridge Development Board Using EPC2204 implements our recommended vertical inner layout.




Figure 13: Inner vertical layout for power and gate loops from EPC9097

Detailed recommendations on layout can be found on EPC's website: Optimizing PCB Layout with eGaN FETs.pdf

TYPICAL SWITCHING BEHAVIOR

The following typical switching waveforms are captured in these conditions:

- EPC9097 Half-Bridge Development Board Using EPC2204
- Gate driver: uP1966E with 0.4 $\Omega/0.7 \Omega$ pull-down/pull-up resistance
- External $R_G(ON) = 1 \Omega$, $R_G(OFF) = 0 \Omega$
- $V_{IN} = 48 \text{ V}, I_{I} = 25 \text{ A}$




Figure 14: Typical half-bridge voltage switching waveforms

See the **EPC9097 Quick Start Guide (QSG)** for more information.

TYPICAL THERMAL CONCEPT

The EPC2204 can take advantage of dual sided cooling to maximize its heat dissipation capabilities in high power density designs. Note that the top of EPC FETs are connected to source potential, so for half-bridge topologies the Thermal Interface Material (TIM) needs to provide electrical isolation to the heatsink.

Recommended best practice thermal solutions are covered in detail in How2AppNote012 - How to Get More Power Out of an eGaN Converter.pdf.




Figure 15: Exploded view of heatsink assembly using screws




Figure 16: A cross-section image of dual sided thermal solution

Note: Connecting the heatsink to ground is recommended and can significantly improve radiated EMI

The thermal design can be optimized by using the **GaN FET Thermal Calculator** on EPC's website.

Solder mask defined pads are recommended for best reliability.




Figure 17: Solder mask defined versus non-solder mask defined pad




Figure 18: Effect of solder mask design on the solder ball symmetry

- Assembly resources https://epc-co.com/epc/Portals/0/epc/documents/product-training/Appnote_GaNassembly.pdf
- Library of Altium footprints for production FETs and ICs https://epc-co.com/epc/documents/altium-files/EPC%20Altium%20Library.zip (for preliminary device Altium footprints, contact EPC)

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

 $eGaN^{\circ}$ is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

Information subject to change without notice.