EPC2218 – Enhancement Mode Power Transistor

 V_{DS} , 100 V $R_{DS(on)}\,,\,\,3.2\,m\Omega\,max$ $I_D\,,\,\,60$ A









Revised November 27, 2024

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Application Notes:

- Easy-to-use and reliable gate, Gate Drive ON = 5 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source

Questions: Ask a GaN Expert



	Maximum Ratings				
	PARAMETER	VALUE	UNIT		
V _{DS}	Drain-to-Source Voltage (Continuous)	100	V		
$V_{DS(tr)}$	Drain-to-Source Voltage (Repetitive Transient) ⁽¹⁾	120	V		
	Continuous (T _A = 25°C)	60			
I _D	Pulsed (25°C, T _{PULSE} = 10 μs)	309	Α		
	Pulsed (125°C, T _{PULSE} = 10 μs)	247			
.,	Gate-to-Source Voltage	6	W		
V_{GS}	Gate-to-Source Voltage	-4	V		
Tر	Operating Temperature	-40 to 150	°C		
T _{STG}	Storage Temperature	-40 to 150			

⁽¹⁾ Pulsed repetitively, duty cycle factor (DC_{Factor}) ≤ 1%; See Figure 13 and Reliability Report Phase 16, Section 3.2.6


	Thermal Characteristics				
	PARAMETER TYP UNIT				
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.5			
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	1.4	°C/W		
Reia	Thermal Resistance, Junction-to-Ambient (Note 1)	53			

Note 1: $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

	Static Characteristics (T _J = 25°C unless otherwise stated)					
PARAMETER		TEST CONDITIONS MIN		TYP	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 0.4 \text{ mA}$	100			V
I _{DSS}	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$		0.08	0.35	
	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.02	2.3	mA
I _{GSS}	Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V}, T_J = 125^{\circ}\text{C}$		0.6	9	
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.06	0.4	
V _{GS(TH)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 7 \text{ mA}$	0.8	1.1	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_D = 25 \text{ A}$		2.4	3.2	mΩ
V _{SD}	Source-Drain Forward Voltage#	$V_{GS} = 0 \text{ V}, I_S = 0.5 \text{ A}$		1.5		V

[#] Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.



Die Size: 3.5 x 1.95 mm

EPC2218 eGaN® FETs are supplied only in passivated die form with solder bars.

Applications

- DC-DC converters
- · BLDC motor drives
- Sync rectification for AC/DC and DC-DC
- · Point of load converters
- USB-C
- Lidar
- · Class D audio
- · LED lighting
- · eMobility

Benefits

- · Ultra high efficiency
- No reverse recovery
- Ultra low Q_G
- · Small footprint

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC2218

EPC2218 eGaN® FET DATASHEET

	Dynamic Characteristics# (T _J = 25°C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{ISS}	Input Capacitance			1189	1570	
C _{RSS}	Reverse Transfer Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}$		4.3		
Coss	Output Capacitance			562	843	pF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	V 0VV 0+- F0V		740		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 50 \text{ V}$		925		
R _G	Gate Resistance			0.4		Ω
Q _G	Total Gate Charge	$V_{GS} = 5 \text{ V}, V_{DS} = 50 \text{ V}, I_D = 25 \text{ A}$		10.5	13.6	
Q _{GS}	Gate-to-Source Charge			3.2		
Q _{GD}	Gate-to-Drain Charge	$V_{DS} = 50 \text{ V}, I_D = 25 \text{ A}$		1.5		
Q _{G(TH)}	Gate Charge at Threshold			1.9		nC
Qoss	Output Charge	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}$		46	69	
Q _{RR}	Source-Drain Recovery Charge			0		

[#] Defined by design. Not subject to production test.

Figure 1: Typical Output Characteristics at 25°C*





Figure 3: Typical R_{DS(on)} vs. V_{GS} for Various Drain Currents



 $^{^{\}ast}$ Generated based on a pulse width of 300 $\mu s.$

Figure 2: Typical Transfer Characteristics*





Figure 4: Typical $R_{DS(on)}\, vs.\, V_{GS}\, for\, Various\, Temperatures$



All measurements were done with substrate connected to source.

Note 2: C_{OSS(ER)} is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.

Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.






Figure 5b: Typical Capacitance (Log Scale)




Figure 6: Typical Output Charge and Coss Stored Energy




Figure 7: Typical Gate Charge




Figure 8: Typical Reverse Drain-Source Characteristics*





Figure 9: Typical Normalized On-State Resistance vs. Temp.




Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.


^{*} Generated based on a pulse width of 300 μs.

Figure 10: Typical Normalized Threshold Voltage vs. Temp. 1.4 1.3 $I_D = 7 \text{ mA}$ **Normalized Threshold Voltage** 1.2 1.1 1. 0.9 0.8 0.7 0.6 0 25 75 100 125 150 T_J – Junction Temperature (°C)

Figure 11: Safe Operating Area 1000 I_D – Drain Current (A) Limited by R_{DS(on)} Pulse Width 1 ms 100 μs 10 μs 0.1 1000 V_{DS} – Drain-Source Voltage (V)

Figure 12: Typical Transient Thermal Response Curves










Figure 13: Duty Cycle Factor (DC_{Factor}) Illustration for **Repetitive Overvoltage Specification**



 $T_J = Max Rated$, $T_C = +25$ °C, Single Pulse

1% is the ratio between T_O (overvoltage duration) and T_S

TAPE AND REEL CONFIGURATION




Die is placed into pocket solder bar side down (face side down)

	Dimension (mm)		
EPC2218 (Note 1)	Target	MIN	MAX
a	12.00	11.90	12.30
b	1.75	1.65	1.85
(Note 2)	5.50	5.45	5.55
d	4.00	3.90	4.10
е	8.00	7.90	8.10
f (Note 2)	2.00	1.95	2.05
g	1.50	1.50	1.60

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


DIE MARKINGS



	Devit		Laser Markings			
	Part Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3		
ĺ	EPC2218	2218	YYYY	7777		

DIE OUTLINE





	Micrometers			
DIM	MIN	Nominal	MAX	
Α	3470	3500	3530	
В	1920	1950	1980	
c	1605	1625	1645	
d	1780	1800	1820	
е	755	775	795	
f 230		250	270	
g		500		
h		1025		
k	447	462.5		
m	m 234 250			

Pad 1 is Gate;


Pads 2,4, 6, 8 are Source;

Pads 3, 5, 7 are Drain

Note: Dimensions **d** and **c** are centered

RECOMMENDED LAND PATTERN

(units in μ m)



Land pattern is solder mask defined.

DIM	Nominal	
A	3500	
В	1950	
c1	1605	
d1	1780	
e1	755	
f	230	
g	500	
h	1025	
k	462.5	
m	250	


Pad 1 is Gate;

Pads 2,4,6,8 are Source;

Pads 3, 5, 7 are Drain

RECOMMENDED STENCIL DRAWING

(units in μ m)



DIM	Nominal
Α	3500
В	1950
c1	1605
d1	1780
e1	755
f1	230
f2	210
g	500
h	1025
k	462.5
m	250

Recommended stencil should be 4 mil (100 μ m) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

The corner has a radius of R60.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found any scooping issues.

Additional assembly resources available at https://epc-co.com/epc/design-support

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

Information subject to change without notice.