


## EPC2218 – Enhancement Mode Power Transistor

 $V_{DS}$ , 100 V $R_{DS(on)}$ , 3.2 mΩ max $I_D$ , 60 A


Revised November 27, 2024

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{DS(on)}$ , while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

**Application Notes:**

- Easy-to-use and reliable gate, Gate Drive ON = 5 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source

Questions:  
Ask a GaN  
Expert



Die Size: 3.5 x 1.95 mm

EPC2218 eGaN® FETs are supplied only in passivated die form with solder bars.

**Applications**

- DC-DC converters
- BLDC motor drives
- Sync rectification for AC/DC and DC-DC
- Point of load converters
- USB-C
- Lidar
- Class D audio
- LED lighting
- eMobility

**Benefits**

- Ultra high efficiency
- No reverse recovery
- Ultra low  $Q_G$
- Small footprint

Scan QR code or click link below for more information including reliability reports, device models, demo boards!


<https://l.ead.me/EPC2218>
**Maximum Ratings**

PARAMETER		VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage (Continuous)	100	V
$V_{DS(tr)}$	Drain-to-Source Voltage (Repetitive Transient) <sup>(1)</sup>	120	
$I_D$	Continuous ( $T_A = 25^\circ\text{C}$ )	60	A
	Pulsed ( $25^\circ\text{C}$ , $T_{PULSE} = 10 \mu\text{s}$ )	309	
	Pulsed ( $125^\circ\text{C}$ , $T_{PULSE} = 10 \mu\text{s}$ )	247	
$V_{GS}$	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-4	
$T_J$	Operating Temperature	-40 to 150	$^\circ\text{C}$
$T_{STG}$	Storage Temperature	-40 to 150	

<sup>(1)</sup> Pulsed repetitively, duty cycle factor ( $DC_{Factor}$ )  $\leq 1\%$ ;

See Figure 13 and [Reliability Report Phase 16](#), Section 3.2.6

**Thermal Characteristics**

PARAMETER		TYP	UNIT
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.5	$^\circ\text{C}/\text{W}$
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	1.4	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	53	

Note 1:  $R_{\theta JA}$  is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See [https://epc-co.com/epc/documents/product-training/Appnote\\_Thermal\\_Performance\\_of\\_eGaN\\_FETs.pdf](https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf) for details.

**Static Characteristics ( $T_J = 25^\circ\text{C}$  unless otherwise stated)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$BV_{DSS}$	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}$ , $I_D = 0.4 \text{ mA}$	100			V
$I_{DSS}$	Drain-Source Leakage	$V_{GS} = 0 \text{ V}$ , $V_{DS} = 80 \text{ V}$		0.08	0.35	mA
$I_{GSS}$	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		0.02	2.3	
	Gate-to-Source Forward Leakage <sup>#</sup>	$V_{GS} = 5 \text{ V}$ , $T_J = 125^\circ\text{C}$		0.6	9	
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 \text{ V}$		0.06	0.4	
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 7 \text{ mA}$	0.8	1.1	2.5	V
$R_{DS(on)}$	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}$ , $I_D = 25 \text{ A}$		2.4	3.2	mΩ
$V_{SD}$	Source-Drain Forward Voltage <sup>#</sup>	$V_{GS} = 0 \text{ V}$ , $I_S = 0.5 \text{ A}$		1.5		V

<sup>#</sup> Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.

Dynamic Characteristics\* ( $T_J = 25^\circ\text{C}$  unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{ISS}$	Input Capacitance	$V_{GS} = 0\text{ V}, V_{DS} = 50\text{ V}$		1189	1570	pF
$C_{RSS}$	Reverse Transfer Capacitance			4.3		
$C_{OSS}$	Output Capacitance			562	843	
$C_{OSS(ER)}$	Effective Output Capacitance, Energy Related (Note 2)	$V_{GS} = 0\text{ V}, V_{DS} = 0\text{ to }50\text{ V}$		740		
$C_{OSS(TR)}$	Effective Output Capacitance, Time Related (Note 3)			925		
$R_G$	Gate Resistance			0.4		$\Omega$
$Q_G$	Total Gate Charge	$V_{GS} = 5\text{ V}, V_{DS} = 50\text{ V}, I_D = 25\text{ A}$		10.5	13.6	nC
$Q_{GS}$	Gate-to-Source Charge	$V_{DS} = 50\text{ V}, I_D = 25\text{ A}$		3.2		
$Q_{GD}$	Gate-to-Drain Charge			1.5		
$Q_{G(TH)}$	Gate Charge at Threshold			1.9		
$Q_{OSS}$	Output Charge	$V_{GS} = 0\text{ V}, V_{DS} = 50\text{ V}$		46	69	
$Q_{RR}$	Source-Drain Recovery Charge			0		

# Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.


Note 2:  $C_{OSS(ER)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50%  $BV_{DSS}$ .Note 3:  $C_{OSS(TR)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50%  $BV_{DSS}$ .Figure 1: Typical Output Characteristics at  $25^\circ\text{C}$ \*

Figure 2: Typical Transfer Characteristics\*




Figure 3: Typical  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Drain CurrentsFigure 4: Typical  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Temperatures\* Generated based on a pulse width of 300  $\mu\text{s}$ .

Figure 5a: Typical Capacitance (Linear Scale)




Figure 5b: Typical Capacitance (Log Scale)



Figure 6: Typical Output Charge and  $C_{OSS}$  Stored Energy

Figure 7: Typical Gate Charge




Figure 8: Typical Reverse Drain-Source Characteristics\*





Figure 9: Typical Normalized On-State Resistance vs. Temp.



Note: Negative gate drive voltage increases the reverse drain-source voltage.  
EPC recommends 0 V for OFF.

\* Generated based on a pulse width of 300  $\mu\text{s}$ .

Figure 10: Typical Normalized Threshold Voltage vs. Temp.




Figure 11: Safe Operating Area








Figure 12: Typical Transient Thermal Response Curves

Figure 13: Duty Cycle Factor ( $DC_{Factor}$ ) Illustration for Repetitive Overvoltage Specification

## TAPE AND REEL CONFIGURATION

8 mm pitch, 12 mm wide tape on 7" reel




EPC2218 (Note 1)	Dimension (mm)		
	Target	MIN	MAX
<b>a</b>	12.00	11.90	12.30
<b>b</b>	1.75	1.65	1.85
<b>c</b> (Note 2)	5.50	5.45	5.55
<b>d</b>	4.00	3.90	4.10
<b>e</b>	8.00	7.90	8.10
<b>f</b> (Note 2)	2.00	1.95	2.05
<b>g</b>	1.50	1.50	1.60

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


## DIE MARKINGS




Part Number	Laser Markings		
	Part # Marking Line 1	Lot _Date Code Marking Line 2	Lot _Date Code Marking Line 3
EPC2218	2218	YYYY	ZZZZ

## DIE OUTLINE

Solder Bump View



Side View



DIM	Micrometers		
	MIN	Nominal	MAX
<b>A</b>	3470	3500	3530
<b>B</b>	1920	1950	1980
<b>C</b>	1605	1625	1645
<b>D</b>	1780	1800	1820
<b>E</b>	755	775	795
<b>F</b>	230	250	270
<b>G</b>		500	
<b>H</b>		1025	
<b>K</b>	447	462.5	
<b>M</b>	234	250	

Pad 1 is Gate;


Pads 2, 4, 6, 8 are Source;

Pads 3, 5, 7 are Drain

Note: Dimensions **d** and **c** are centered

### RECOMMENDED LAND PATTERN

(units in  $\mu\text{m}$ )




Land pattern is solder mask defined.

DIM	Nominal
A	3500
B	1950
c1	1605
d1	1780
e1	755
f	230
g	500
h	1025
k	462.5
m	250

Pad 1 is Gate;  
Pads 2, 4, 6, 8 are Source;  
Pads 3, 5, 7 are Drain

### RECOMMENDED STENCIL DRAWING

(units in  $\mu\text{m}$ )



DIM	Nominal
A	3500
B	1950
c1	1605
d1	1780
e1	755
f1	230
f2	210
g	500
h	1025
k	462.5
m	250

Recommended stencil should be 4 mil (100  $\mu\text{m}$ ) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

The corner has a radius of R60.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found any scooping issues.

Additional assembly resources available at <https://epc-co.com/epc/design-support>

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: <https://epc-co.com/epc/about-epc/patents>

Information subject to change without notice.