
eGaN® FET DATASHEET EPC2221

# **EPC2221 – Automotive 100 V (D-S) Enhancement Mode Power Transistor**

 $R_{DS(on)}$ , 58 m $\Omega$  max  $I_D$ , 5 A AEC-0101









Revised April 25, 2025

The EPC2221 is a common source dual eGaN FET suitable for multi-channel lidar applications up to 20 Apk per channel. The low inductance and capacitance allow fast switching (100 MHz) and narrow pulse widths (2 ns) for high resolution and high efficiency. Additionally, the ultra-small size reduces PCB cost and total solution size. Gallium nitride's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{\text{DS(on)}}$ , while its lateral device structure and majority carrier diode provide exceptionally low  $Q_{\text{G}}$  and zero  $Q_{\text{RR}}$ . The end result is a device that can handle tasks where very high switching frequency, and low ontime are beneficial as well as those where on-state losses dominate.

#### **APPLICATION NOTES:**

- Easy-to-use and reliable gate, Gate Drive ON = 5 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source

Questions: Ask a GaN Expert



	Maximum Ratings					
	PARAMETER VALUE UNIT					
V	Drain-to-Source Voltage (Continuous)	100	٧			
V <sub>DS</sub>	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	120				
I <sub>D</sub>	Continuous (T <sub>A</sub> = 25°C)	5				
	Pulsed (25°C, T <sub>PULSE</sub> = 300 μs)	20	A			
V <sub>GS</sub>	Gate-to-Source Voltage	6	V			
	Gate-to-Source Voltage	-4	v			
T <sub>J</sub>	Operating Temperature	-55 to 150	°C			
T <sub>STG</sub>	Storage Temperature	-55 to 150				

Thermal Characteristics *						
	PARAMETER TYP UNIT					
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Case TOP)	2.2				
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board (Case BOTTOM)	8.7	°C/W			
R <sub>0JA_JEDEC</sub>	Thermal Resistance, Junction-to-Ambient (using JEDEC 51-2 PCB)	99	C/ VV			
$R_{\theta JA\_EVB}$	Thermal Resistance, Junction-to-Ambient (using EPC99012 EVB)	55				

<sup>\*</sup> Thermal resistances are calculated based on the total power dissipated by the two FETs. For example, if power P is simultaneously dissipated in each FET, then the total power dissipated is 2P and the maximum junction temperature is T<sub>A</sub> + R<sub>TH</sub> · 2P.

	<b>Static Characteristics</b> ( $T_j$ = 25°C unless otherwise stated)						
	PARAMETER	MIN	TYP	MAX	UNIT		
$BV_{DSS}$	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 70 \mu\text{A}$	100			V	
I <sub>DSS</sub>	Drain-Source Leakage	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$		3	70	μΑ	
	Gate-to-Source Forward Leakage	$V_{GS} = 6 V$		0.003	1	mA	
I <sub>GSS</sub>	Gate-to-Source Forward Leakage#	$V_{GS} = 6 \text{ V}, T_J = 125^{\circ}\text{C}$		0.1	2	mA	
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		3	70	μΑ	
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 0.7 \text{ mA}$	0.7	1.2	2.5	٧	
R <sub>DS(on)</sub>	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, I}_{D} = 4 \text{ A}$		40	58	mΩ	
V <sub>SD</sub>	Source-Drain Forward Voltage#	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.5		V	

<sup>#</sup> Defined by design. Not subject to production test.



Die Size: 1.35 x 1.35 mm

**EPC2221** eGaN® FETs are supplied only in passivated die form with solder bumps

#### **Features**

- Dual eGaN FET, common source
- Low capacitance, low inductance
- Ultra-fast switching
- · Narrow pulse-width capability

# **Applications**

- Automotive lidar/ToF
- High-frequency DC-DC
- Wireless power

#### **Benefits**

- High resolution and efficiency in lidar Applications
- · Ultra-small footprint
- Ultra high Efficiency
- · No reverse recovery
- Ultra low Q<sub>G</sub>

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC2221

EPC2221 eGaN® FET DATASHEET

	Dynamic Characteristics# (T <sub>j</sub> = 25°C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>ISS</sub>	Input Capacitance			94	150	
C <sub>RSS</sub>	Reverse Transfer Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		0.9		
C <sub>OSS</sub>	Output Capacitance			63	72	рF
C <sub>OSS(ER)</sub>	Effective Output Capacitance, Energy Related (Note 1)	V 0+- 50VVV 0V		74		
C <sub>OSS(TR)</sub>	Effective Output Capacitance, Time Related (Note 2)	$V_{DS} = 0 \text{ to } 50 \text{ V}, V_{GS} = 0 \text{ V}$		93		
$R_{G}$	Gate Resistance			1.0		Ω
$Q_{G}$	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 4 \text{ A}$		0.85	1.2	
$Q_{GS}$	Gate to Source Charge			0.27		
$Q_{GD}$	Gate to Drain Charge	$V_{DS} = 50 \text{ V, I}_{D} = 4 \text{ A}$		0.19		nC
Q <sub>G(TH)</sub>	Gate Charge at Threshold			0.19		lic
Q <sub>OSS</sub>	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		4.7	5.6	
Q <sub>RR</sub>	Source-Drain Recovery Charge			0		

<sup>#</sup> Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.







Figure 3: Typical  $R_{DS(on)}\, vs.\, V_{GS}$  for Various Drain Currents



**Figure 2: Typical Transfer Characteristics** 





Figure 4: Typical  $R_{DS(on)}\, vs.\, V_{GS}$  for Various Temperatures



Note 1:  $C_{OSS(ER)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>. Note 2:  $C_{OSS(TR)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>.

eGaN® FET DATASHEET EPC2221

Figure 5a: Typical Capacitance (Linear Scale)




Figure 5b: Typical Capacitance (Log Scale)




Figure 6: Typical Output Charge and Coss Stored Energy





Figure 7: Typical Typical Gate Charge



**Figure 8: Typical Reverse Drain-Source Characteristics** 





Figure 9: Typical Normalized On-State Resistance vs. Temp.



Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.

All measurements were done with substrate shorted to source.

eGaN® FET DATASHEET **EPC2221** 

Figure 10: Typical Normalized Threshold Voltage vs. Temp.






Figure 11: Safe Operating Area



**Figure 12: Typical Transient Thermal Response Curves** 





Junction-to-Case Duty Cycle: Z<sub>Ð.C.</sub> Normalized Thermal Impedance 0.5 0.2 0.1 0.1 0.05 Single Pulse 0.01 Duty Factor:  $D = t_1/t_2$  $Peak\,T_J = P_{DM}\,x\,Z_{\theta JC}\,x\,R_{\theta JC} + T_C$ 0.001 10-6 10-5 10-4 10-3 10-2 10-1

eGaN® FET DATASHEET EPC2221



4 mm pitch, 8 mm wide tape on 7" reel






	Dimension (mm)		
EPC2221 (Note 1)	Target MIN MA		
a	8.00	7.90	8.30
b	1.75	1.65	1.85
c (Note 2)	3.50	3.45	3.55
d	4.00	3.90	4.10
е	4.00	3.90	4.10
f (Note 2)	2.00	1.95	2.05
g	1.50	1.40	1.60
h	0.60	0.65	0.50

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


## **DIE MARKINGS**



Dout		Laser Markings			
Part Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3		
EPC2221	2221	YYYY	ZZZZ		

## **DIE OUTLINE**

**Solder Bump View** 



	Micrometers			
DIM	MIN	Nominal	MAX	
A	1320	1350	1380	
В	1320	1350	1380	
c		450		
d		225		

Pad 1 is Gate 1;


Pad 7 is Gate 2;

Pads 2, 3 are Drain 1;

Pads 8, 9 are Drain 2;

Pads 4, 5, 6 are Source

eGaN® FET DATASHEET **EPC2221** 




**EPC2221 – Detailed Schematic** 

Note: The EPC2221 can be connected in parallel or used as independent FETs with common source.

# **RECOMMENDED LAND PATTERN**

(measurements in  $\mu$ m)




The land pattern is solder mask defined.

DIM	Micrometers
A	1350
В	1350
c	450
d1	205

# **RECOMMENDED STENCIL DRAWING**

(measurements in  $\mu$ m)



DIM	Micrometers
Α	1350
В	1350
c	450
d1	225

Recommended stencil should be 4 mil (100 µm) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

#### **Additional Resources Available**

- Assembly resources available at: https://epc-co.com/epc/design-support
- Library of Altium footprints for production FETs and ICs: https://epc-co.com/epc/documents/altium-files/EPC%20Altium%20Library.zip (for preliminary device Altium footprints, contact EPC)

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation. EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

Information subject to change without notice.