EPC2619 – Enhancement Mode Power Transistor

 V_{DS} , 100 V $R_{DS(on)}$, 4.2 m Ω max I_{D} , 29 A Pulsed I_{D} , 164 A



A Halogen-Free

EPC2619

Revised August 21, 2024

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Application Notes:

- Easy-to-use and reliable gate
- Gate Drive ON = 5-5.25 V typical (negative voltage not needed)
- Recommended dead time (half-bridge circuit) ≤ 30 ns for best efficiency
- Top of FET is electrically connected to source

Maximum Ratings					
	VALUE	UNIT			
V _{DS}	Drain-to-Source Voltage (Continuous)	100	V		
	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150 °C)	120			
I _D	Continuous (T _A = 25°C)	29	А		
	Pulsed (25°C, T _{PULSE} = 300 μs)	164			
V _{GS}	Gate-to-Source Voltage	6	V		
	Gate-to-Source Voltage	-4			
٦	Operating Temperature	-40 to 150	°C		
T _{STG}	Storage Temperature	-40 to 150			

Thermal Characteristics					
	PARAMETER	ТҮР	UNIT		
R _{θJC}	Thermal Resistance, Junction-to-Case (Case TOP)	1			
R _{θJB}	Thermal Resistance, Junction-to-Board (Case BOTTOM)	2.6	9C AM		
R _{0JA_JEDEC}	Thermal Resistance, Junction-to-Ambient (using JEDEC 51-2 PCB)	66	- C/W		
R _{0JA_EVB}	Thermal Resistance, Junction-to-Ambient (EPC90153 EVB)	46			

Static Characteristics ($T_J = 25^{\circ}$ C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 V, I_D = 1 mA$	100			V
I _{DSS}	Drain-Source Leakage	$V_{GS} = 0 V, V_{DS} = 80 V$		0.01	0.1	mA
	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.02	1.6	
I _{GSS}	Gate-to-Source Forward Leakage [#]	V _{GS} = 5 V, T _J = 125°C		0.05	3.6	
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.007	1	
V _{GS(TH)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 5.5 \text{ mA}$	0.8	1.1	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 V, I_D = 16 A$		3.3	4.2	mΩ
V _{SD}	Source-Drain Forward Voltage [#]	$V_{GS} = 0 V, I_S = 0.5 A$		1.6		V





Die Size: 2.5 x 1.5 mm EPC2619 eGaN[®] FETs are supplied only in passivated die form with solder bars.

Applications

- DC-DC converters
- Isolated DC-DC converters
- Sync rectification
- Battery chargers, storage, and stabilizers
- Solar optimizers
- Motor drive
- Power tools
- eBikes and eScooters
- Robots
- DC servo
- Medical robots and DC-DC
- Class-D audio
- USB PD 3.1 chargers
- Point of load converters

Benefits

- Ultra high efficiency
- No reverse recovery
- + Ultra low Q_G
- Small footprint
- Excellent thermal

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC2619

Defined by design. Not subject to production test.

Dynamic Characteristics [#] (T _J = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C _{ISS}	Input Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		1180	1570	
C _{RSS}	Reverse Transfer Capacitance			3.0		
C _{OSS}	Output Capacitance			350	470	рF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	$V_{DS} = 0$ to 50 V, $V_{GS} = 0$ V		400		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)			530		
R _G	Gate Resistance			0.4		Ω
Q _G	Total Gate Charge	$V_{DS} = 50 V$, $V_{GS} = 5 V$, $I_D = 16 A$		8.5	10.3	
Q _{GS}	Gate-to-Source Charge	V _{DS} = 50 V, I _D = 16 A		2.2		
Q _{GD}	Gate-to-Drain Charge			1.0		
Q _{G(TH)}	Gate Charge at Threshold			1.6		nc
Qoss	Output Charge	$V_{DS} = 50 V, V_{GS} = 0 V$		27	31	
Q _{RR}	Source-Drain Recovery Charge			0		

Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.

Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50 V. Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50 V.







Figure 2: Typical Transfer Characteristics



Figure 4: Typical R_{DS(on)} vs. V_{GS} for Various Temperatures





Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.



Figure 12: Typical Transient Thermal Response Curves



t₁, Rectangular Pulse Duration, seconds



EPC – POWER CONVERSION TECHNOLOGY LEADER | EPC-CO.COM | ©2024 | For more information: info@epc-co.com

EPC2619

LAYOUT CONSIDERATIONS

GaN transistors generally behave like power MOSFETs, but at much higher switching speeds and power densities, therefore layout considerations are very important, and care must be taken to minimize layout parasitic inductances. The recommended design utilizes the first inner layer as a power loop return path. This return path is located directly beneath the top layer's power loop allowing for the smallest physical loop size. This method is also commonly referred to as flux cancellation. Variations of this concept can be implemented by placing the bus capacitors either next to the high side device, next to the low side device, or between the low and high side devices, but in all cases the loop is closed using the first inner layer right beneath the devices.

A similar concept is also used for the gate loop, with the return gate loop located directly under the turn ON and OFF gate resistors.

Furthermore, to minimize the common source inductance between power and gate loops, the power and gate loops are laid out perpendicular to each other, and a via next to the source pad closest to the gate pad is used as Kelvin connection for the gate driver return path.

The EPC90153 80 V Half-bridge with Gate Drive using EPC2619 implements our recommended vertical inner layout.





Power Loop

for source Kelvin connection

Figure 13: Inner vertical layout for power and gate loops from EPC9097

Detailed recommendations on layout can be found on EPC's website: Optimizing PCB Layout with eGaN FETs.pdf

TYPICAL SWITCHING BEHAVIOR

The following typical switching waveforms are captured in these conditions:

- EPC90153 80 V Half-bridge with Gate Drive using EPC2619
- Gate driver: uP1966E with 0.4 $\Omega/0.7 \Omega$ pull-down/pull-up resistance
- External R_G(ON) = 1.8 Ω, R_G(OFF) = 0.47 Ω
- V_{IN} = 48 V, I_L = 20 A



Figure 14: Typical half-bridge voltage switching waveforms

See the EPC90153 80 V Half-bridge with Gate Drive using EPC2619 Quick Start Guide for more information.

TYPICAL THERMAL CONCEPT

The EPC2204 can take advantage of dual sided cooling to maximize its heat dissipation capabilities in high power density designs. Note that the top of EPC FETs are connected to source potential, so for half-bridge topologies the Thermal Interface Material (TIM) needs to provide electrical isolation to the heatsink.

Recommended best practice thermal solutions are covered in detail in How2AppNote012 - How to Get More Power Out of an eGaN Converter.pdf.



Figure 15: Exploded view of heatsink assembly using screws



Figure 16: A cross-section image of dual sided thermal solution

Note: Connecting the heatsink to ground is recommended and can significantly improve radiated EMI

The thermal design can be optimized by using the *GaN FET Thermal Calculator* on EPC's website.

EPC2619



2619 **Laser Markings** ΥΥΥΥ Part Die orientation dot Part # Lot_Date Code Lot_Date Code ZZZZ Number **Marking Line 1** Marking Line 3 Marking Line 2 Gate Pad bar is EPC2619 2619 YYYY under this corner



ZZZZ



RECOMMENDED STENCIL DRAWING

(units in µm)



Recommended stencil should be 4 mil (100 µm) thick, must be laser cut, openings per drawing.

The corner has a radius of R60.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found any scooping issues.

ADDITIONAL RESOURCES AVAILABLE

Solder mask defined pads are recommended for best reliability.



Figure 17: Solder mask defined versus non-solder mask defined pad



Figure 18: Effect of solder mask design on the solder ball symmetry

- Assembly resources https://epc-co.com/epc/Portals/0/epc/documents/product-training/Appnote_GaNassembly.pdf
- Library of Altium footprints for production FETs and ICs https://epc-co.com/epc/documents/altium-files/EPC%20Altium%20Library.zip (for preliminary device Altium footprints, contact EPC)

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others. eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

Information subject to change without notice.