


# EPC29215\_55 – Enhancement Mode Power Transistor

$V_{DS}$ , 200 V

$R_{DS(on)}$ , 8 mΩ

$I_D$ , 32 A

95% Pb/5% Sn Solder



Revised March 25, 2024

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{DS(on)}$ , while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.


Questions:  
Ask a GaN  
Expert



Maximum Ratings			
PARAMETER		VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage (Continuous)	200	V
$I_D$	Continuous ( $T_A = 25^\circ\text{C}$ )	32	A
	Pulsed ( $25^\circ\text{C}$ , $T_{PULSE} = 300 \mu\text{s}$ )	162	
$V_{GS}$	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-4	
$T_J$	Operating Temperature	-40 to 150	$^\circ\text{C}$
$T_{STG}$	Storage Temperature	-55 to 150	

Thermal Characteristics			
PARAMETER		TYP	UNIT
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.5	$^\circ\text{C}/\text{W}$
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	2.5	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	52	

Note 1:  $R_{\theta JA}$  is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See [https://epc-co.com/epc/documents/product-training/Appnote\\_Thermal\\_Performance\\_of\\_eGaN\\_FETs.pdf](https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf) for details.



Die size: 4.6 x 1.6 mm

EPC29215\_55 eGaN® FETs

## Applications

- DC-DC converters
- BLDC motor drives
- Sync rectification for AC/DC and DC-DC
- Multi-level AC/DC power supplies
- Wireless power
- Solar micro inverters
- Robotics
- Class-D audio

## Benefits

- Ultra high efficiency
- No reverse recovery
- Ultra low  $Q_G$
- Small footprint

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



[https://l.ead.me/EPC29215\\_55](https://l.ead.me/EPC29215_55)

Static Characteristics (T <sub>J</sub> = 25°C unless otherwise stated)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 0.6 mA	200			V
I <sub>DSS</sub>	Drain-Source Leakage	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 160 V		0.15	0.48	mA
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 160 V, T <sub>J</sub> = -55°C		0.008	0.048	
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	V <sub>GS</sub> = 5 V		0.006	1	mA
		V <sub>GS</sub> = 5 V, T <sub>J</sub> = -55°C		0.0002	0.1	
		V <sub>GS</sub> = 5 V, T <sub>J</sub> = 125°C		0.14	8.7	
V <sub>GS(TH)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 6 mA	0.8	1.2	2.5	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 6 mA, T <sub>J</sub> = -55°C		1.3	2.6	
R <sub>DS(on)</sub>	Drain-Source On Resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 20 A		6.3	8	mΩ
		V <sub>GS</sub> = 5 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = -55°C		4.2	7.5	
V <sub>SD</sub>	Source-Drain Forward Voltage <sup>#</sup>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 0.5 A		1.6		V

# Defined by design. Not subject to production test.

Dynamic Characteristics <sup>#</sup> (T <sub>J</sub> = 25°C unless otherwise stated)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>ISS</sub>	Input Capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V		1356	1790	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance			2.0		
C <sub>OSS</sub>	Output Capacitance			390	585	
C <sub>OSS(ER)</sub>	Effective Output Capacitance, Energy Related (Note 2)	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 to 100 V		556		pF
C <sub>OSS(TR)</sub>	Effective Output Capacitance, Time Related (Note 3)			699		
R <sub>G</sub>	Gate Resistance			0.4		Ω
Q <sub>G</sub>	Total Gate Charge	V <sub>GS</sub> = 5 V, V <sub>DS</sub> = 100 V, I <sub>D</sub> = 20 A		13.6	17.7	nC
Q <sub>GS</sub>	Gate-to-Source Charge	V <sub>DS</sub> = 100 V, I <sub>D</sub> = 20 A		3.3		
Q <sub>GD</sub>	Gate-to-Drain Charge			2.1		
Q <sub>G(TH)</sub>	Gate Charge at Threshold			2.4		
Q <sub>OSS</sub>	Output Charge	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V		69	104	
Q <sub>RR</sub>	Source-Drain Recovery Charge			0		

# Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.

Note 2: C<sub>OSS(ER)</sub> is a fixed capacitance that gives the same stored energy as C<sub>OSS</sub> while V<sub>DS</sub> is rising from 0 to 50% BV<sub>DSS</sub>.

Note 3: C<sub>OSS(TR)</sub> is a fixed capacitance that gives the same charging time as C<sub>OSS</sub> while V<sub>DS</sub> is rising from 0 to 50% BV<sub>DSS</sub>.

Figure 1: Typical Output Characteristics at 25°C




Figure 2: Typical Transfer Characteristics




Figure 3: Typical  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Drain Currents




Figure 4: Typical  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Temperatures




Figure 5a: Typical Capacitance (Linear Scale)




Figure 5b: Typical Capacitance (Log Scale)




Figure 6: Typical Output Charge and  $C_{OSS}$  Stored Energy




Figure 7: Typical Gate Charge





Figure 8: Typical Reverse Drain-Source Characteristics



Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0V for OFF.

Figure 9: Typical Normalized On-State Resistance vs. Temp.




Figure 10: Typical Normalized Threshold Voltage vs. Temp.




Figure 11: Safe Operating Area







Figure 12: Typical Transient Thermal Response Curves




**DIE MARKINGS**



Part Number	Laser Markings		
	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC29215_55	9215	YYYY	ZZZZ

**DIE OUTLINE**

Solder Bump View




DIM	Micrometers		
	MIN	Nominal	MAX
A	4570	4600	4630
B	1570	1600	1630
c		1210	
d		1450	
e		1000	
f		275	
g		450	
h		700	
j		875	

Pad 1 is Gate;  
 Pads 2, 4, 6 are Source;  
 Pads 3, 5 are Drain

**RECOMMENDED LAND PATTERN**

(units in  $\mu\text{m}$ )




Land pattern is solder mask defined.

Pad 1 is Gate;  
 Pads 2, 4, 6 are Source;  
 Pads 3, 5 are Drain

DIM	Nominal
A	4600
B	1600
c	1210
d	1450
e	1000
f	275
g	450
h	700
j	875

## RECOMMENDED STENCIL DRAWING

(units in  $\mu\text{m}$ )



DIM	Nominal
A	4600
B	1600
c	1210
d	1450
e	1000
f	275
g	450
h	700
j	875

Recommended stencil should be 4 mil (100  $\mu\text{m}$ ) thick, must be laser cut, openings per drawing.

The corner has a radius of R60.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found any scooping issues.

Additional assembly resources available at <https://epc-co.com/epc/design-support>

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: <https://epc-co.com/epc/about-epc/patents>

Information subject to change without notice.