EPC7007 – Rad Hard Power Transistor

 V_{DS} , 200 V $R_{DS(on)}\,,\,\,25~m\Omega$ max I_D, 80 A 95% Pb / 5% Sn Solder









Rad Hard eGaN® transistors have been specifically designed for critical applications in the high reliability or commercial satellite space environments. GaN transistors offer superior reliability performance in a space environment because there are no minority carriers for single event, and as a wide band semiconductor there is less displacement for protons and neutrons, and additionally there is no oxide to breakdown. These devices have exceptionally high electron mobility and a low temperature coefficient resulting in very low R_{DS(on)} values. The lateral structure of the die provides for very low gate charge (Q_G) and extremely fast switching times. These features enable faster power supply switching frequencies resulting in higher power densities, higher efficiencies and more compact designs.

	Maximum Ratings					
	PARAMETER	VALUE	UNIT			
W	Drain-to-Source Voltage (Continuous)		.,,			
V _{DS}	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	240	V			
	Continuous	20	Δ			
I _D	Pulsed (25°C, $T_{PULSE} = 300 \mu s$)	80	Α			
W	Gate-to-Source Voltage	6				
V_{GS}	Gate-to-Source Voltage	-4	V			
TJ	Operating Temperature	-55 to 150	- ℃			
T _{STG}	Storage Temperature	-55 to 150				

Thermal Characteristics					
	PARAMETER	TYP	UNIT		
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.1			
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board 2		°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	56			

Note $1: R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. $See \ https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf \ \ for \ details.$



Die size: 3.6 x 1.6 mm

EPC7007

eGaN® FETs are supplied only in passivated die form with solder bars

Applications

- · Space applications: DC-DC power, motor drives, lidar, ion thrusters
- Commercial satellite EPS & avionics
- Deep space probes
- · High frequency rad hard DC-DC conversion
- Rad hard motor drives

Features

- · Ultra high efficiency

- · Light weight
- Total dose
- Rated > 1 Mrad
- · Single event
- SEE immunity for LET of 85 MeV/(mg/cm²) with V_{DS} up to 100% of rated breakdown
- Maintains pre-rad specification for up to 3 x 10¹⁵ neutrons/cm²

Benefits

 Superior radiation and electrical performance vs. rad hard MOSFETs: Smaller, lighter, greater radiation hardness



Static Characteristics ($T_J = 25^{\circ}$ C unless otherwise stated)							
PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT	
BV_DSS	Drain-to-Source Voltage $V_{GS} = 0 \text{ V}, I_D = 0$		200			V	
I _{DSS}	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 200 \text{ V}$		0.01	0.15		
I _{GSS}	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.005	0.12		
	Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V}, T_J = 125^{\circ}\text{C}$		0.02		mA	
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.01	0.20		
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 3 \text{ mA}$ 0.8		1.4	2.5	V	
R _{DS(on)}	Drain-Source On Resistance $V_{GS} = 5 \text{ V}, I_D = 12 \text{ A}$			17	25	mΩ	
V_{SD}	Source-Drain Forward Voltage [#] $I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$			1.7		V	


[#] Defined by design. Not subject to production test.


Dynamic Characteristics $^{\#}$ (T _J = 25 $^{\circ}$ C unless otherwise stated)						
	PARAMETER TEST CONDITIONS			TYP	MAX	UNIT
C_{ISS}	Input Capacitance			525		
C_{RSS}	Reverse Transfer Capacitance	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$		1.5		
Coss	Output Capacitance			256		рF
$C_{OSS(ER)}$	Effective Output Capacitance, Energy Related (Note 2)	\/ - 0 to 100 \/ \/ - 0 \/		299		
$C_{OSS(TR)}$	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0$ to 100 V, $V_{GS} = 0$ V		370		
Q_{G}	Total Gate Charge	$V_{DS} = 100 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 12 \text{ A}$		5.4		
Q_GS	Gate-to-Source Charge			1.5		
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 100 \text{ V}, I_D = 12 \text{ A}$		1.0		nC
Q _{G(TH)}	Gate Charge at Threshold			1.0		IIC
Qoss	Output Charge	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$		37		
Q_{RR}	Source-Drain Recovery Charge			0		

[#] Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.

Figure 1: Typical Output Characteristics at 25°C









Figure 4: R_{DS(on)} vs. V_{GS} for Various Temperatures



Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} . Note 3: $C_{OSS(IR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} .




Figure 5b: Typical Capacitance Log Scale




Figure 6: Typical Output Charge and Coss Stored Energy




Figure 7: Typical Gate Charge




Figure 8: Reverse Drain-Source Characteristics





Figure 9: Normalized On-State Resistance vs. Temperature



Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.





Figure 11: Transient Thermal Response Curves








Figure 12: Safe Operating Area



 $T_J = Max Rated$, $T_C = +25$ °C, Single Pulse

TAPE AND REEL CONFIGURATION




	Dimension (mm)			
EPC7007 (Note 1)	Target	MIN	MAX	
a	8.00	7.90	8.30	
b	1.75	1.65	1.85	
c (Note 2)	3.50	3.45	3.55	
d	4.00	3.90	4.10	
е	4.00	3.90	4.10	
f (Note 2)	2.00	1.95	2.05	
g	1.50	1.50	1.60	

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

(face side down)

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


DIE MARKINGS



Dove	Laser Markings				
Part Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3		
EPC7007	7007	YYYY	ZZZZ		

DIE OUTLINE

Solder Bar View



DIM	MICROMETERS				
DIM	MIN	Nominal	MAX		
A	3524	3554	3584		
В	1602	1632	1662		
C	1379	1382	1385		
d	577	580	583		
e	262	277	292		
f	245	250	255		
g	600	600	600		

Pad 1 is Gate;

Pads 3, 5, 7 are Drain;


Pads 2, 4, 6 are Source

Side View

				118 685 × 785 × 785	-
		Seating Plane ′	•	87 +/-	

RECOMMENDED LAND PATTERN

(units in µm)



The land pattern is solder mask defined.

Pad 1 is Gate;

Pads 3, 5, 7 are Drain;

Pads 2, 4, 6 are Source

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others. eGaN® is a registered trademark of Efficient Power Conversion Corporation. EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx