
eGaN® IC DATASHEET

EPC21601

(HAL) Halogen-Free

EPC21601 – eToF[™] Laser Driver IC


40 V 15 A Peak



Wafer-level chip-scale packaging is used resulting in a BGA package that measures only 1.5 x 1 mm. The BGA package has low inductance and lays out very well with the laser system.

The EPC21601 uses a 5 V logic supply and is capable of interfacing to digital controllers. It can switch at frequencies exceeding 100 MHz.

Figure 1: Typical Connection Diagrams



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to V_{ss} unless indicated otherwise.


Symbol	Definition	MIN	МАХ	UNIT
V _D	Drain Voltage		40	
V _{DD}	Logic Supply Voltage	-0.3	5.5	V
IN	Logic Input	-0.3	5	
I _D	Average Drain Current		3.4	Α
رT	Operating Junction Temperature	-40	125	°C
T _{STG}	Storage Temperature	-40	150	C


ESD Ratings

Symbol	Definition		UNIT
HBW	Human-body model	+/-250	v
CDM	Charged-device model ⁶	N/A	v

Thermal Characteristics

Symbol	Definition	MIN	UNIT
R _{θJC}	Thermal Resistance, Junction-to-Case	5.7	
R _{θJB}	Thermal Resistance, Junction-to-Board	23	°C/W
R _{R0JA_JEDEC}	Thermal Resistance, Junction-to-Ambient (using JEDEC 51-2 PCB)	130	C/W
$R_{\theta JA _EVB}$	Thermal Resistance, Junction-to-Ambient (using EPC9154 EVB)	120	





CIENT POWER CONVERSION

Die size: 1.5 x 1 mm

EPC21601 eGaN[®] FETs are supplied in passivated die form with solder bumps.

Features

RoHS Po

- V_{Laser} operating range up to 30 V
- 15 Amp peak current
- Switching frequency greater than 100 MHz
- Typical voltage switching time 750 ps
- 5 V nominal logic power supply
- 3.3 V logic compatible input control
- 1.5 ns minimum output pulse width
- 3.5 ns delay time from input to output

Applications

- Time of flight measurement
 - Gesture recognition
 - Gaming
 - Driver monitoring
 - Robotic vision
 - Industrial safety
- ToF module using VCSEL laser for camera modules, laptops and smart phones
- Boost control switch
- Flyback control switch
- Forward control switch
- Class-E Amplifier

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC21601

Recommended Operating Conditions

For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to V_{SS} unless indicated otherwise.

Symbol	Definition	MIN	ТҮР	MAX	UNIT
V _{Laser}	Laser Driver Voltage ⁵	5		30	V
V _{DD}	V _{DD} Logic Supply Voltage ⁵		5		v

Electrical Characteristics

All ratings at $T_J = 25$ °C. $V_{Laser} = 20$ V, $I_D = 10$ A, $V_{IL} = 0$ V, $V_{IH} = 3.3$ V, $V_{DD} = 5$ V, unless indicated otherwise.

Symbol	Definition	MIN	ТҮР	MAX	UNIT	
Operating	Operating Power Supply, V _{DD}					
I _{DD (Off)}	V_{DD} Quiescent current with laser driver off		11	20		
I _{DD (30 MHz)}	Operating current off V _{DD} at 30 MHz		50	70	mA	
Input Pins						
V _{IH}	High-level input voltage	1.9			v	
V _{IL}	Low-level input voltage			0.5		
V _{IHyst}	Hysteresis between rising and falling threshold	53			mV	
R _{IN}	Input pulldown resistance		1.25		kΩ	
Power Sta	ge					
R _{DS(on)} ¹	Drain to Source Resistance		40		mΩ	
I _{D(peak)} ¹	Peak Laser Drive Current Capability, $f = 50 \text{ MHz}$	15			A	
C _{OSS} ¹	$V_{DS} = 20 \text{ V}, V_{IN} = 0 \text{ V}$		49		рF	
Q _{OSS} ¹	$V_{DS} = 20 \text{ V}, V_{IN} = 0 \text{ V}$		1.5		nC	
E _{OSS} ¹	$V_{DS} = 20 \text{ V}, V_{IN} = 0 \text{ V}$		13		nJ	
C _{OSS(ER)} 1,2	$V_{DS} = 0$ to 20 V, $V_{IN} = 0$ V		63		ъГ	
C _{OSS(TR)} ^{1,3}	$V_{DS} = 0$ to 20 V, $V_{IN} = 0$ V		73		pF	
	Characteristics					
t _{D(on)} ¹	Turn on delay time		3.5	6.75		
t _F ¹	Drain fall time		0.75	1.5		
t _{D(off)} 1	Turn off delay time		3.2	5.5		
t _R ^{1,4}	Drain rise time		0.32			
t _{dPW} ¹	Pulse width distortion	- 2	-0.24	1.6	ns	
t _{in(min(on))} ¹	Minimum input pulse width		2.5			
t _{D(min(on))} 1	Minimum drain pulse width		1.5			
t _{On(Max)} ¹	Maximum on time		500			
f _{Max} ¹	Maximum frequency, 0 °C to 100 °C		100		MHz	

Pinout Description

Laser

Off

On

Truth Table

0

1

Pin	Description	
V _{DD}	Input Voltage Supply (Decouple to V _{SS} with small, low inductance capacitor)	
IN	Logic input	
D	Power Drain	
V _{ss}	Power and Signal Return	

Notes:

1. Guaranteed by design, but not tested

2. C_{OSS(ER)} is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}


3. C_{OSS(TR)} is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}


4. Drain rise time is determined by ZVS charging of the output capacitance


5. See Power Sequencing section in Applications Information for considerations on laser drive voltage

6. Paragraph 2.7 of AEC Q100-011 Rev. D, Jan. 29, 2019 states that CDM specification is not necessary on such a small device.

Performance Curves










Figure 5: Turn Off Propagation Delay vs. Temperature




Figure 7: Typical Output Charge and C_{oss} Stored Energy





Figure 8: Transient Thermal Impedance



Application Information

Safety Warning

This device is capable of driving laser diodes to generate high power optical pulses. Such pulses are capable of causing PERMANENT VISION DAMAGE AND BLINDNESS as well as additional injury or property damage. Laser diodes may emit infrared (IR) light that is invisible to the user, but which can still cause PERMANENT VISION DAMAGE AND BLINDNESS as well as additional injury or property damage. User is fully responsible for following proper laser safety procedures to prevent injury or damage.

10-3

t₁, Rectangular Pulse Duration, seconds

Notes:

Duty Factor: $D = t_1/t_2$ $Peak T_{J} = P_{DM} x Z_{\theta JC} x R_{\theta JC} + T_{C}$

10-2

t₂

10⁻¹

1

Power Sequencing

IN must be held low during power up sequence. For power up, V_{DD} must be applied before applying voltage to the drain to prevent possible unwanted turn on of the output. For power down, the order must be reversed.

Power Up	IN	V _{DD}	Drain
1	Low	0 V	0 V
2	Low	5 V	0 V
3	Low	5 V	V _{Laser Drive}
4	Active	5 V	V _{Laser Drive}
Power Down	IN	V _{DD}	Drain
1	Low	5 V	V _{Laser Drive}
2	Low	5 V	0 V
3	Low	0 V	0 V

0.01

0.001 10-6

10-5

10-4

Application Information (continued)

Layout and decoupling

Minimizing inductance in both power and gate drive loops is critical. The power loop is primary, and gate drive loop secondary. Short, wide traces are required, and returning in the second layer, using a thin dielectric will cancel much of the inductance. Using multiple ceramic capacitors in parallel will reduce stray inductance and impedance in the power loop. Use high quality NPO or COG capacitors for both power and gate drive. This will increase effective capacitance as capacitors with lower quality materials will lose much more capacitance with voltage. Recommended layout is shown below. Component recommendations for power and gate drive decoupling capacitors are shown in the EPC9154 demonstration board quick start guide.

Turn off current is limited by the energy of the power loop stray inductance transferring to the C_{OSS} of the power FET of the laser driver. E_{OSS} vs. V_{DS} curve is in the datasheet.

Start up

 V_{DD} should be applied before the laser voltage. For applications where the laser voltage is below 10 V and at elevated temperatures, it may take a few pulses before the pulse width stabilizes.

Output Capacitance

Output capacitance (C_{OSS}) is the capacitance between drain and ground. Output charge (Q_{OSS}) is the integral of output capacitance over voltage. Just like discrete power FETs, output capacitance is charged and discharged with each cycle. This takes time and dissipates power. Please refer to FET application notes to determine impact.

Figure 9: Power and Gate Drive Turn On Loops






Figure 10: Recommended Layout




Cathode to drain connection on second conductor layer

Figure 11: Parameter Measurement Test Circuits








EPC21601


TAPE AND REEL CONFIGURATION



RECOMMENDED

LAND PATTERN (units in μm)

EPC21601




DIM	MICROMETERS	
Α	1450	
В	950	
c	500	
d	500	
е	230	
k	225	
m 225		
Pad 1 is IN		
Pads 2 & 3 are Drain		

Pads 2 & 3 are Drain Pad 4 is V_{DD} Pads 5 & 6 are V_{SS}

RECOMMENDED STENCIL DRAWING

(measurements in µm)



DIM	MICROMETERS
A	1450
В	950
c	500
d	500
f	300
g	250
k	225
m	225

Recommended stencil should be 4mil (100 μm) thick, must be laser cut, opening per drawing.

The corner has a radius of R60

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional assembly resources available at

https://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others. eGaN* is a registered trademark of Efficient Power Conversion Corporation. EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx

Information subject to change without notice. Revised April 2024