


Using Test-to-Fail Methodology to Predict Lifetime of eGaN® Devices in Motor Drive Applications

Why Test-to-fail?

Stressor	Device/ Package	Test Method	Instrinsic Failure Mechanism	
		нтдв	Dielectric failure (TDDB)	
	Device	HIGB	Threshold Shift	
Voltage		LITER	Threshold Shift	
		HTRB	R _{DS(on)} Shift	
		ESD	Dielectric rupture	
Current	Device	DC Current (EM)	Electromigration	
Current	Device	DC Current (EM)	Thermomigration	
Current + Voltage	Device	SOA	Thermal Runaway	
(Power)	Device	Short Circuit	Thermal Runaway	
Voltage	Device	Hard-switching reliability	R _{DS(on)} Shift	
Rising/Falling	200.00	,		
Current	Device	Pulsed Current	None found	
Rising/Falling	Device	(Lidar reliability)		
Temperature	Package	HTS	None found	
	Rising/Falling Temperature Package	MSL1	None found	
		H3TRB	None found	
Humidity	Package	AC	None found	
Hamilaity	Package HTS MSL1 H3TRB AC Solderability	Solder corrosion		
		uHAST	Dentrite Formation/Corrosion	
	Package	тс	Solder Fatigue	
		IOL	Solder Fatigue	
Mechanical/		Bending force test	Delamination	
Thermo-		Bending Force Test	Solder Strength	
mechanical		Bending Force Test	Piezoelectric Effects	
		Die shear	Solder Strength	
		Package force	Film Cracking	






Benefits of GaN in Motor




Eliminating dead time leads to less distortion in phase current, less vibrations, and less acoustic noise.

Si: 500 ns dead time at 20 kHz



GaN: 14 ns dead time at 20 kHz




Benefits of GaN in Motor



Increasing PWM frequency reduces both the input current ripple (ΔV_{pp}) and input voltage ripple (ΔI_{pp}) and smoother phase current.

Si: 500 ns dead time at 20 kHz

GaN: 14 ns dead time at 100 kHz



Benefits of GaN in Motor



Setup	Si Inverter	GaN inverter	
	20kHz 500ns dead time	100kHz 14ns dead time	
	400 RPM 5 Arms	400 RPM 5 Arms	
Input Inductance	2.7 μΗ	None	
Input capacitor	660 µF electrolytic	44 μF ceramic	
Pin	121.3 W	113.3 W	
Pout	119.6 W	111.3 W	
η _{inverter}	98.5%	98.2%	
Speed	42.25 rad/s	41.94 rad/s	
Torque	1.876 N	1.940 N	
Pmech	79.3 W	81.36 W	
η _{motor}	66.3%	73.1%	
η total efficiency	65.3%	71.8%	

Main Stressors in Motor Drives




- Gate Bias
- Drain Bias
- Temperature Cycling (TC)
- Short Circuit
- Mechanical Stress



Gate Bias


Gate-Source Voltage Stress






Weibull Analysis of Accelerated Gate Test Data Sheet Maximum = 6V V_{GS}






Gate Failures Not in GaN





Gate Wear-out Mechanism: Impact Ionization | EPC






$$MTTF = \frac{Q_C}{G} = \frac{qQ_C}{\alpha_n J_n} = \frac{A}{(1 - c\Delta T)} exp \left[\left(\frac{B}{V + V_0} \right)^m \right] \quad \begin{cases} m = 1.9 \\ V_0 = 1.0 \text{ V} \\ B = 57.0 \text{ V} \\ A = 1.7 \times 10^{-6} \text{ s} \\ c = 6.5 \times 10^{-3} \text{ K}^{-1} \end{cases}$$

Gate Reliability and Lifetime Projection



Recently measured EPC2212

<1ppm failure rate projected over more than 25 years of lifetime under continuous DC gate bias when keeping V_{GS}<6V (maximum rated V_{GS})






Drain Bias


Drain-Source Voltage Stress






Physics of R_{DS(on)} Shift – Hot Carrier Emission






Hot Carrier Trapping Mechanism








$$\frac{\Delta R}{R} = \frac{R(t) - R(0)}{R(0)} \approx a + bF \exp\left(\frac{\hbar \omega_{LO}}{kT}\right) \sqrt{T} \log(t)$$


Model vs Measurement





Apply the Drain Lifetime Model to Motor Drives






EPC's 100V rated (V_{DS,Max}) eGaN solution is a good fit for this motor drive application


Resistive Load Hard Switching Circuit



Measured VD switching Waveform




- 100 kHz frequency
- 85% duty cycle (8.5 us) during which the GaN FET is Off.
- 15% duty cycle (1.5 us) during which R_{DS(on)} is measured *in-situ*.



Resistive Load Hard Switching Test Results




 A representative EPC2218 and EPC2302 were tested under continuous hard switching at 100 kHz and 80V (80% V_{DSMax}).



Unclamp inductive switching: 120V Peak Transient Overvoltage



Unclamped inductive switching (UIS) circuit is developed to simulate the overvoltage ringing at 120V (120% of V_{DS, Max})




R. Zhang, R. Garcia, R. Strittmatter, Y. Zhang and S. Zhang, "In-situ RDS(ON) Characterization and Lifetime Projection of GaN HEMTs under Repetitive Overvoltage Switching," IEEE Transactions on Power Electronics, doi: 10.1109/TPEL.2023.3290117.

120V Overvoltage Ringing on EPC2218 (100V rated)




Three representative EPC2218 devices from 3 different lots were tested under *120V peak overvoltage pulses* to 1.5 billions switching cycles.




R. Zhang, R. Garcia, R. Strittmatter, Y. Zhang and S. Zhang, "In-situ RDS(ON) Characterization and Lifetime Projection of GaN HEMTs under Repetitive Overvoltage Switching," IEEE Transactions on Power Electronics, doi: 10.1109/TPEL.2023.3290117.

Going to Extremes










Temperature Cycling (TC)

Board Level TC of EPC2218A (100V eGaN transistor)






- TC1: -40°C to 125°C
 - With underfill, 88 devices
 - Without underfill, 88 devices

- TC2: -40°C to 105°C
 - Without underfill, 88 devices

Development of Lifetime Model for TC





For EPC2218A using SAC305 solder: α = -1/3; β = 2.3; E_{α} = 0.18 eV

- 1. B. Han , Y. Guo, "Determination of an Effective Coefficient of Thermal Expansion of Electronic Packaging Components: A Whole-Field Approach," IEEE TRANSACTIONS ON COMPONENTS, PACKAGING. AND MANUFACTURING TECHNOLOGY-PART A, VOL. 19, NO. 2, JUNE 1996
- 2. Automotive Electronics Council, "FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR DISCRETE SEMICONDUCTORS IN AUTOMOTIVE APPLICATIONS", AEC-Q101-Rev E, March 2021
- 3. Norris, K. C., & Landzberg, A. H., "Reliability of Controlled Collapse Interconnections", IBM Journal of Research and Development, 13(3), pp. 266–271, 1969
- 4. Vasudevan, V., and Fan, X., "An Acceleration Model for Lead-Free (SAC) Solder Joint Reliability Under Thermal Cycling," ECTC, pp. 139–145, 2008



How to Apply the TC Model to Real World Applications?


Lifetime Projection at 1% Failure Rate for EPC2218 with Underfill



$$T_{Max} = 125^{\circ}C$$

$$N = A \cdot f^{-\alpha} \cdot \Delta T^{-\beta} \cdot exp\left(\frac{E_a}{kT_{Max}}\right)$$

Plot **N** (cycles-to-fail) vs. △**T** at 1% failure rate from Test-to-Fail Weibull.




Lifetime Projection at 1% Failure Rate for EPC2218 with Underfill



$$T_{\text{Max}} = 100^{\circ}\text{C}$$

$$N = A \cdot f^{-\alpha} \cdot \Delta T^{-\beta} \cdot \exp\left(\frac{E_a}{kT_{\text{Max}}}\right)$$

Plot **N** (cycles-to-fail) vs. △**T** at 1% failure rate from Test-to-Fail Weibull.




Lifetime Projection at 1% Failure Rate for EPC2218 with Underfill



$$N = A \cdot f^{-\alpha} \cdot \Delta T^{-\beta} \cdot exp\left(\frac{E_a}{kT_{Max}}\right)$$

•
$$T_{\text{Max}} = 75^{\circ} \text{C}$$

•
$$T_{Max} = 50$$
°C





Short Circuit

Short Circuit Test Method and Results



Fault under load (FUL): drain voltage is applied while gate is ON.

EPC2051 is a 100V rated eGaN transistor

Short-circuit pulse	EPC2051 (Gen 5)		
$V_{DS} = 60 \text{ V}$	$V_{GS} = 6 V$	$V_{GS} = 5 \text{ V}$	
Mean TTF (μs)	9.33	21.87	
Std. dev. (μs)	0.21	2.95	
Min. TTF (μs)	9.08	18.53	
Avg pulse power (kW)	3.03	2.03	
Energy (mJ)	27.71	42.49	
Die area (mm²)	1.105		
Avg power/area (kW/mm²)	2.74	1.84	
Energy/area (mJ/mm²)	25.08	38.46	

Extreme Short Circuit Testing Results



Under extreme conditions of 500,000 pulses at 85 A, 5 µs pulse width (I_{pulse,DS}=37A), all electrical parameters remained within datasheet limits.

EPC2051	t=0	100 k pulses	500 k pulses
V _{TH} (V)	1.8	2	2.1
I _{GSS} (μA)	11	33	55
I _{DSS} (μA)	7	5.5	5.1
$R_{DS(on)}$ (m Ω)	22	22.3	22.3
I _{short circuit}	84	77	74




Mechanical Stress Induced by Motor Movement

Bending Test setup



60068-2-21 @ IEC:2006(E)

Followed IEC 60068 - 2 - 21 for the bending test



Surface mounted DUT

Surface m


Figure 9 – Bending Test Set-up acc. IEC 60068-2-21 with additional Notation

Bending Test Results




No observable resistance shift was found to 2 mm bending






Bending Test Results: Cross-section Results post 2 mm Max Bending





No solder joint cracking observed!



Conclusions



- Gates have very near-zero failure rate when the bias is kept at or below the max rated voltage (6V).
- GaN devices are projected to have less than 10% shift over 25 years of continuous operation at 80 V bus voltage, 100 kHz.
- Underfilled CSP GaN devices showed excellent temperature cycling capability.
- A methodology is given to estimate TC lifetime in a real-world application for a variety of device sizes.
- GaN FETs demonstrate extreme robustness under short circuit testing.
- PQFN GaN devices also show good mechanical robustness when subjected to board bending stress.



Thank you!