Fourth generation of GaN-on-silicon enhancement mode transistors (eGaN FETs) sets new performance records. This family of products range from 30 V to 200 V and significantly widen the performance gap between the aging power MOSFET and gallium nitride-based transistors.

Gen 4 Device Family Overview

In this application note we present the key improvements embodied in the latest generation of eGaN FETs. That will be followed by two application examples, a 12 V - 1.2 V converter and a 48 V - 12 V converter; both with unprecedented performance. Table 1 shows the basic device parameters for the Gen 4 products. Representative Gen 2 products are also shown for comparison in the shaded rows at the bottom of the table. Lower on-resistance (R_DS(on)), lower capacitance, higher current, and superior thermal performance characterize this family of eGaN FETs.

Die Layout:

Since their initial launch in 2010, eGaN FETs have had extremely low on-resistance in an extremely small footprint compared with any previously available semiconductor [1]. The Gen 4 products continue this tradition with the chipscale LGA footprint shown in figure 1. Interleaved drain and source bars help reduce the power loop inductance while internal design virtually eliminates common source inductance. To improve the thermal and electrical, the largest devices of the Gen 4 family have a gap between the top row of solder bars and the bottom row. This gap in the middle of the die enables large copper traces along with cooling vias in the PCB for enhanced thermal performance. A sample layout of the 2 ounce copper top layer is shown in figure 2. Using 12 mil vias with 22 mil annular rings on 1.6mm centers help remove the heat from the area surrounding the device as well as from the center of the transistor. This configuration also supports the use of our optimal layout power loop structure [2] while using 4 ounces or more of copper on the inner layers.

Table 1

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Gen</th>
<th>BV (V)</th>
<th>Max R_DS(on) (mΩ)</th>
<th>Peak Id (A) (Pulsed, 23ºC)</th>
<th>Typical Charge (nC)*</th>
<th>Q_G</th>
<th>Q_GS</th>
<th>Q_GD</th>
<th>Q_OSS</th>
<th>Q_RR</th>
</tr>
</thead>
<tbody>
<tr>
<td>EPC2023</td>
<td>4</td>
<td>30</td>
<td>1.45</td>
<td>590</td>
<td>0.3</td>
<td>60</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EPC2024</td>
<td>4</td>
<td>40</td>
<td>1.2</td>
<td>510</td>
<td>0.3</td>
<td>60</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EPC2020</td>
<td>4</td>
<td>60</td>
<td>1.5</td>
<td>470</td>
<td>0.3</td>
<td>60</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EPC2021</td>
<td>4</td>
<td>80</td>
<td>1.8</td>
<td>420</td>
<td>0.3</td>
<td>60</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EPC2022</td>
<td>4</td>
<td>100</td>
<td>2.4</td>
<td>360</td>
<td>0.3</td>
<td>60</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EPC2019</td>
<td>4</td>
<td>200</td>
<td>3.2</td>
<td>220</td>
<td>0.3</td>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EPC2015C</td>
<td>2</td>
<td>40</td>
<td>4</td>
<td>150</td>
<td>0.3</td>
<td>33</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EPC2011C</td>
<td>2</td>
<td>100</td>
<td>6.6</td>
<td>150</td>
<td>0.3</td>
<td>25</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EPC2012C</td>
<td>2</td>
<td>200</td>
<td>70</td>
<td>100</td>
<td>0.3</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* Preliminary Data - subject to change without notice
On-Resistance:

Previously, to increase the output current in eGaN FET-based DC-DC converters, paralleling of multiple devices was required [3]. While paralleling high performance eGaN devices could provide higher output power, the increased part count adds cost and complexity while reducing the power density of the system. The new family of eGaN FETs demonstrates a significant reduction in on-resistance, $R_{DS(on)}$, enabling high current, high power density eGaN FET-based DC-DC converter applications. In figure 3 the latest generation of eGaN FETs with voltages range from 30 V to 100 V and on-resistances range from 1.0 to 2.4 mΩ are shown. A 200 V FET, EPC2019, is also part of the Gen 4 family and has a typical on-resistance of 33 mΩ in an ultra-small footprint.

Hard Switching Figure of Merit (FOM$_{HS}$) [4]:

In a traditional hard-switching transition, the switching losses are impacted primarily by two device parameters, $Q_{GD}$, the gate-to-drain charge (also known as the Miller charge), which controls the voltage rising and falling transition time; and $Q_{GS2}$, which is the portion of the gate-to-source charge from the device threshold voltage to the gate plateau voltage, which controls the current rising and falling transition time. The hard switching figure of merit (FOM$_{HS}$) given below can be used to compare the in-circuit performance capability of a given device technology in different hard-switched applications.

$$FOM_{HS} = (Q_{GD} + Q_{GS2}) \cdot R_{DS(on)}$$

The latest generation of eGaN FETs demonstrates an almost 2x reduction in FOM$_{HS}$ over the previous generation as shown in figure 4(a). The newest family of eGaN FETs reduces FOM by 3.5x, 6.1x, and 8.5x respectively for 40 V, 100 V, and 200 V devices when compared to the best state-of-art Si power MOSFETs. With lower FOM$_{HS}$, improved device packaging, and low parasitic PCB layout, the high frequency performance of high density eGaN FET-based converters is significantly improved compared to Si MOSFETs.
**Soft Switching Figure of Merit (FOM\text{SS}) [5]:**

In resonant and soft-switching applications the switching-related losses are minimized by using techniques such as zero voltage switching (ZVS) and zero current switching (ZCS). With the reduction of switching losses, the FOM\text{HS} used for hard switching applications to compare device technologies is no longer valid for soft-switching applications.

In most soft-switching applications the device output charge, $Q_{\text{OSS}}$, has a large impact on performance as it directly impacts the energy required to achieve ZVS. A reduction in energy required to achieve ZVS can result in reduced dead times and ZVS currents, providing both a larger power delivery period and lower RMS currents in high frequency soft-switching and resonant converters. $Q_{\text{OSS}}$ is also the main loss component in ZCS switching. The other major contributor to loss is the gate charge, $Q_g$, which is a major switching related loss in high frequency soft-switching applications. A soft switching figure of merit can therefore be derived as:

$$\text{FOM}_{\text{SS}} = (Q_g + Q_{\text{OSS}}) \cdot R_{\text{D(on)}}$$

The latest generation of eGaN FETs demonstrates 1.3x reduction in FOM\text{SS} over the previous generation as shown in figure 5(a). The newest family of eGaN FETs reduces FOM by 1.7x, 2.3x, and 3.5x respectively for 40 V, 100 V, and 200 V devices when compared to the best state-of-art Si power MOSFETs. With lower FOM\text{SS}, improved device packaging, and low parasitic PCB layout, the high frequency performance of high density eGaN FET-based converters is significantly improved compared to Si MOSFETs is soft switching as well as hard switching applications.

**Miller Ratio [6]:**

eGaN FETs are exposed to significantly higher voltage and current slew rates that can impact the performance of the transistor. These conditions need to be understood well in order to fully utilize the technology.

A high, positive-voltage slew rate ($dv/dt$) on the drain of an off-state device can occur in both hard- and soft-switching applications, and is characterized by a quick charging of the device's capacitances. During this $dv/dt$ event, the drain-source capacitance ($C_{\text{DS}}$) is charged. Concurrently, the gate-drain ($C_{\text{GD}}$) and gate-source ($C_{\text{GS}}$) capacitors in series also are charged. The concern is that, unless addressed, the charging current through the $C_{\text{GD}}$ capacitor will flow through and charge $C_{\text{GS}}$ beyond $V_{\text{th}}$ and turn the device on. This event, sometimes called Miller turn-on, can be very dissipative.

To determine the $dv/dt$ susceptibility of a power device, a Miller charge ratio ($Q_{\text{GD}}/Q_{\text{GS}}$), as function of drain-to-source voltage, can be evaluated. A Miller ratio of less than one will guarantee $dv/dt$ immunity [6]. In figure 6 is shown the large reduction in Miller ratio in Gen 4 FETs, with all of the new-generation product falling under a value of 1 at half their rated voltage.

**Figure 5:** Soft switching FOM\text{SS} comparison of (a) previous and latest generation eGaN FETs (b) eGaN FETs and state-of-the-art Si power device

**Figure 6:** The Miller ratio of Generation 4 devices is superior to Generation 2 and reduces sensitivity to $dv/dt$-induced false turn-on
Experimental Results:

To highlight the improved performance of Gen 4 eGaN FETs, two buck converters were built using a combination of the Generation 4 eGaN FETs as the synchronous rectifier and Generation 2 eGaN FETs as the control device (see figure 7). The first of these converters combined the 30 V, EPC2023 (Gen 4) with the 40 V EPC2015 (Gen 2) in a 12 V – 1.2 V DC-DC point of load (POL) converter. A 48 V – 12 V POL was constructed with an 80 V EPC2021 combined with a 100 V EPC2001.

Shown in figure 8(a) are the experimental results of the 12 V to 1.2 V, 40 A POL converter operating at switching frequency of 1 MHz achieving efficiencies above 91.5% and demonstrating the superior in-circuit performance of the latest generation of eGaN power devices compared to the previous generation of eGaN FETs (shown in green), and state-of-the-art Si MOSFET modules (shown in red). Shown in figure 8(b) are the experimental results of a 48 V to 12 V, 30 A non-isolated DC-DC intermediate bus converter operating at a switching frequency of 300 kHz achieving efficiencies above 98%, again significantly outperforming the previous eGaN FETs, shown in green, and state of the art Si power MOSFETs, shown in red.

![Figure 7: Photo of 12 V – 1.2 V buck converter using Generation 4 eGaN FETs. This buck converter achieves over 91.5% efficiency at 1 MHz](image)

The improved performance also enables higher frequency operation without sacrificing an enormous amount of efficiency. Figure 9 shows the 12 V to 1.2 V buck converter efficiency at various PWM frequencies. At 0.5 MHz the converter achieves almost 94% peak efficiency. This peak efficiency drops to 87.5% at 2 MHz. The 48 V to 12 V converter also shows great resilience to higher frequencies with an efficiency of 96% at 1 MHz (see figure 10).

![Figure 9: 12 VIN, 1.2 VOUT Gen 4 efficiency at various frequencies](image)

![Figure 10: 48 VIN, 12 VOUT Gen 4 efficiency at various frequencies](image)

![Figure 8: Efficiency comparison between eGaN FET and Si based (a) 12 VIN, 1.2 VOUT, 1 MHz POL converters and (b) 48 VIN, 12 VOUT, 300 kHz non-isolated intermediate bus converters](image)
Summary

In this application note the new 4th Generation eGaN FETs have been introduced. eGaN FETs continues to raise the bar for power conversion performance. In on-resistance and in hard-switching applications the Gen 4 family of eGaN FETs doubles the performance of prior generations. The result is a quantum step in efficiency in DC-DC converters.

References


