

# EPC eGaN<sup>®</sup> FET Qualification Report EPC2305



*Dr. Shengke Zhang, Vice President of Reliability, Efficient Power Conversion Corporation*

*The testing matrix in this qualification report covers the qualification of EPC2305, a 150 V eGaN power transistor in a QFN package with exposed silicon on top for low thermal resistance from junction to top-side heatsink.*

### Scope

The testing matrix in this qualification report covers the qualification of EPC2305, a 150 V eGaN power transistor.

Part Number	Voltage (V)	R <sub>DS(on)</sub> (mΩ)	Package Size (mm x mm)
EPC2305	150	3	L (3.5 x 5)

### Qualification Test Overview

EPC’s eGaN FETs were subjected to a wide variety of stress tests under conditions that are typical for silicon-based power MOSFETs. These tests included:

- High temperature reverse bias (HTRB): Parts are subjected to an 80% of the maximum rated drain-source voltage at the maximum rated temperature (150°C).
- High temperature gate bias (HTGB): Parts are subjected to the maximum rated gate-source voltage (6 V) at the maximum rated temperature (150°C).
- Preconditioning: Parts undergo the following steps in sequence: (1) 125°C bake for a minimum of 24 hours; (2) Moisture Sensitivity Level 2 (MSL2); (3) 3 times reflow.
- Biased highly accelerated test (bHAST): Parts are soaked for 96 hours at 130°C, 85% humidity, and vapor pressure 33.3 psia with a constant drain-source voltage (100 V).
- Moisture sensitivity level (MSL): Parts are subjected to moisture, temperature, and three cycles of reflow.
- Temperature cycling (TC): Parts are subjected to alternating high and low temperature extremes from -40°C to 125°C for a total of 1000 cycles.
- Electrostatic Discharge (ESD) Characterization: Parts are tested under both Human Body Model (HBM) and Charged Device Model (CDM) to assess device susceptibility to electrostatic discharge events.

The stability of the devices is verified with DC electrical tests after reliability stressing. The electrical parameters are measured at time-zero and at interim readout points at room temperature. Electrical parameters such as the gate-source leakage, drain-source leakage, gate-source threshold voltage, and on-state resistance are compared against the data sheet specifications. A failure is recorded when a part exceeds the datasheet specifications. eGaN FETs are stressed to meet the latest Joint Electron Device Engineering Council (JEDEC) JESD47L<sup>1</sup> standard.

Parts for all tests were mounted onto high Tg FR4 adaptor cards. Adaptor cards of 1.6 mm in thickness with two copper layers were used. For TC, the top copper layer was 2 oz., and the bottom copper layer was 2 oz. For all other tests the top copper layer was 4 oz., and the bottom copper layer was 4 oz. Kester WP616 type 4 SAC305 solder with no clean flux was used for mounting the parts onto an adaptor card.

<sup>1</sup>JESD47L, “Stress-Test-Driven Qualification of Integrated Circuits”, December 2022

**High Temperature Reverse Bias**

Parts from three lots were subjected to 80% of the maximum rated drain-source voltage at the maximum rated temperature for a stress period of 1000 hours. A fourth lot was added to test at 136 V<sub>DS</sub> bias for 1000 hours with zero failures out of 165 parts tested.

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
HTRB	EPC2305	L (3 x 5)	T = 150°C, V <sub>DS</sub> = 120 V	0	88 x 1	1000
HTRB	EPC2305	L (3 x 5)	T = 150°C, V <sub>DS</sub> = 120 V	0	88 x 1	1000
HTRB	EPC2305	L (3 x 5)	T = 150°C, V <sub>DS</sub> = 120 V	0	200 x 1	1000
HTRB	EPC2305	L (3 x 5)	T = 150°C, V <sub>DS</sub> = 136 V	0	165 x 1	1000

\*One failure out of 429 parts was reported in the original qualification report. The root cause of failure was identified and fixed. The current qualification report has been updated accordingly.

Table 1. High Temperature Reverse Bias Test

**High Temperature Gate Bias**

Parts from three lots were subjected to 6 V gate-source bias at the maximum rated temperature for a stress period of 1000 hours.

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
HTGB	EPC2305	L (3 x 5)	T = 150°C, V <sub>GS</sub> = 6 V	0	77 x 1	1000
HTGB	EPC2305	L (3 x 5)	T = 150°C, V <sub>GS</sub> = 6 V	0	77 x 1	1000
HTGB	EPC2305	L (3 x 5)	T = 150°C, V <sub>GS</sub> = 6 V	0	77 x 1	1000

Table 2. High Temperature Gate Bias Test

**Biased Highly Accelerated Test**

Parts were subjected to 100 V drain-source voltage at a temperature of 130°C, with a relative humidity of 85%, and vapor pressure of 33.3 psia for a stress period of 96 hours. Drain-source bias is limited to a maximum of 100 V to prevent arcing in a high humidity chamber.

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
bHAST	EPC2305	L (3 x 5)	T=130°C, RH = 85%, VP = 33.3 psia, V <sub>DS</sub> = 100 V	0	77 x 1	96
bHAST	EPC2305	L (3 x 5)	T=130°C, RH = 85%, VP = 33.3 psia, V <sub>DS</sub> = 100 V	0	77 x 1	96
bHAST	EPC2305	L (3 x 5)	T=130°C, RH = 85%, VP = 33.3 psia, V <sub>DS</sub> = 100 V	0	77 x 1	96

Table 3. High Temperature Storage Test

**Moisture Sensitivity Level**

Parts from six lots were subjected to 60% RH at 85°C for a stress period of 168 hours (as defined by J-STD-020F<sup>2</sup> for MSL2 products). The parts were also subjected to three cycles of Pb-free reflow in accordance with the IPC/JEDEC joint Standard J-STD-020.

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
MSL2	EPC2305	L (3 x 5)	T = 85°C, RH = 85%, 3x reflow	0	77 x 6	168

Table 4. High Temperature High Humidity Reverse Bias Test

<sup>2</sup> J-STD-020F, "Moisture/Reflow Sensitivity Classification for Non-hermetic Surface Mount Devices (SMDs)", December 2022

**Temperature Cycling**

Parts were subjected to temperature cycling between -40°C and +125°C for a total of 1000 cycles. A ramp rate of 15°C/min and a dwell time of 10 minutes were used in accordance with the JEDEC Standard JESD22A104<sup>3</sup>. All parts went through pre-conditioning prior to TC.

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Cys)
TC	<b>EPC2305</b>	L (3 x 5)	-40 to +125°C, Air	0	77 x 1	1000
TC	<b>EPC2305</b>	L (3 x 5)	-40 to +125°C, Air	0	77 x 1	1000
TC	<b>EPC2305</b>	L (3 x 5)	-40 to +125°C, Air	0	77 x 1	1000

Table 5. Temperature Cycling Test

**Electrostatic Discharge (ESD) Sensitivity**

Parts were tested for ESD sensitivity using the human body model (HBM). Testing was conducted according to JEDEC JS-001-2023<sup>4</sup> for HBM. Device parameters were measured before and after ESD testing. EPC2305 passed HBM with a rating of 2000 V.

EPC2302 passed CDM with a rating of 1000 V. As per JEDEC standard JS-002-2022<sup>5</sup>. CDM rating is dependent upon the die size. Therefore, EPC2305 should have a CDM rating of 1000 V by matrix<sup>6</sup>.

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)
ESD-HBM	<b>EPC2305</b>	L (3 x 5)	500 V	0	3 x 1
ESD-HBM	<b>EPC2305</b>	L (3 x 5)	1000 V	0	3 x 1
ESD-HBM	<b>EPC2305</b>	L (3 x 5)	2000 V	0	3 x 1

Table 6. ESD HBM and CDM Tests

<sup>3</sup>JEDEC standard, JESD22-A104, "Temperature cycling", November 2020

<sup>4</sup>JS-001-2023, "Human Body Model (HBM) Component Level", July 2023

<sup>5</sup>JS-002-2022, "Charged Device Model Testing of Integrated Circuits", December 2022

<sup>6</sup>EPC2302 Qualification report." <https://epc-co.com/epc/Portals/0/epc/documents/reports/qualification/QR-EPC2302.pdf>