


EPC2366 – Enhancement Mode Power Transistor

 V_{DS} , 40 V

 $R_{DS(on)}$, 0.8 mΩ typ

PRELIMINARY



RoHS

Halogen-Free

Revised May 7, 2025

General Description

EPC's eGaN® power switching HEMTs have been specifically designed for critical applications in DC-DC conversion. These devices have exceptionally high electron mobility and a low temperature coefficient resulting in very low $R_{DS(on)}$ values. The lateral structure of the die provides for very low gate charge (Q_g) and extremely fast switching times. These features enable faster power supply switching frequencies resulting in higher power densities, higher efficiencies and more compact packaging. EPC2366 has been specifically designed for synchronous rectifier applications on the secondary side of a 48 V-12 V LLC converter, where it brings an industry leading low $R_{ON} \times Q_g$ figure of merit and enables higher frequency and higher efficiency operation.

Application Notes:

- Easy-to-use and reliable gate, Gate Drive ON = 5 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source

Questions:

Ask a
GaN Expert




Maximum Ratings

PARAMETER		VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	40	V
$V_{DS(tr)}$	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	48	
I_D	Continuous Drain Current at $V_{GS} = 5$ V	68	A
	Pulsed (25°C, $T_{PULSE} = 300 \mu s$)	360	
V_{GS}	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-4	
T_J	Operating Temperature	-40 to 150	°C
T_{STG}	Storage Temperature	-40 to 150	

Thermal Characteristics

PARAMETER		TYP	UNIT
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Case TOP)	0.6	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board (Case BOTTOM)	1.8	



EPC2366

Package size: 3.3 x 2.6 mm

Features

- Ultra-low Q_g for high frequency
- Best in class $R_{ON} \times Q_g$ Figure of Merit (< 12 mΩ nC)
- PQFN package with backside thermal pad
- No reverse recovery

Applications

- High performance, high power-density DC-DC conversion
- High-frequency DC-DC converters
- Synchronous rectifiers

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



<https://lead.me/EPC2366>

Static Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV_{DSS}	Drain-to-Source Voltage	$V_{GS} = 0\text{ V}, I_D = \text{TBD}$	40			V
I_{DSS}	Drain-Source Leakage	$V_{GS} = 0\text{ V}, V_{DS} = 40\text{ V}$		0.1		mA
		$V_{GS} = 0\text{ V}, V_{DS} = 40\text{ V}, T_J = 125^\circ\text{C}$		0.5		
I_{GSS}	Gate-to-Source Forward Leakage	$V_{GS} = 5\text{ V}$		50		μA
	Gate-to-Source Forward Leakage [#]	$V_{GS} = 5\text{ V}, T_J = 125^\circ\text{C}$				
	Gate-to-Source Reverse Leakage	$V_{GS} = -4\text{ V}$		20		
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 12\text{ mA}$	0.7	1.2	2.5	V
$R_{DS(on)}$	Drain-Source On Resistance	$V_{GS} = 5\text{ V}, I_D = 30\text{ A}$		0.8		$\text{m}\Omega$
V_{SD}	Source-to-Drain Forward Voltage [#]	$V_{GS} = 0\text{ V}, I_S = 0.5\text{ A}$		1.7		V

[#] Defined by design. Not subject to production test.

All measurements were done with substrate shorted to source.

Dynamic Characteristics[#] ($T_J = 25^\circ\text{C}$ unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_{ISS}	Input Capacitance	$V_{DS} = 20\text{ V}, V_{GS} = 0\text{ V}$		2645		pF
C_{RSS}	Reverse Transfer Capacitance			18		
C_{OSS}	Output Capacitance			580		
$C_{OSS(ER)}$	Effective Output Capacitance, Energy Related	$V_{DS} = 0\text{ to }20\text{ V}, V_{GS} = 0\text{ V}$		700		
$C_{OSS(TR)}$	Effective Output Capacitance, Time Related			870		
Q_G	Total Gate Charge	$V_{DS} = 20\text{ V}, V_{GS} = 5\text{ V}, I_D = 30\text{ A}$		13		nC
Q_{G_Sync}	Total Gate Charge	$V_{DS} = 0\text{ V}, V_{GS} = 5\text{ V}, I_D = 0\text{ A}$		12		
Q_{GS}	Gate-to-Source Charge	$V_{DS} = 20\text{ V}, I_D = 30\text{ A}$		4.5		
Q_{GD}	Gate-to-Drain Charge			2.1		
$Q_{G(TH)}$	Gate Charge at Threshold			2.5		
Q_{OSS}	Output Charge	$V_{DS} = 20\text{ V}, V_{GS} = 0\text{ V}$		20		
Q_{RR}	Source-Drain Recovery Charge			0		

[#] Defined by design. Not subject to production test.

All measurements were done with substrate shorted to source.

Figure 1: Typical Output Characteristics at 25°C




Figure 2: Typical Transfer Characteristics




Figure 3: Typical $R_{DS(on)}$ vs. V_{GS} for Various Drain CurrentsFigure 4: Typical $R_{DS(on)}$ vs. V_{GS} for Various Temperatures

Figure 5a: Typical Capacitance (Linear Scale)




Figure 5b: Typical Capacitance (Log Scale)





Figure 6: Typical Output Charge and C_{OSS} Stored Energy

Figure 7: Typical Gate Charge





Figure 8: Typical Reverse Drain-Source Characteristics



Negative gate drive voltage increases the reverse drain-source voltage.
EPC recommends 0 V for OFF

Figure 9: Typical Normalized On-State Resistance vs. Temp.




Figure 10: Typical Normalized Threshold Voltage vs. Temp.




Figure 11: Safe Operating Area





Figure 12: Typical Transient Thermal Response Curves



TYPICAL THERMAL CONCEPT

The EPC2366 can take advantage of dual sided cooling to maximize its heat dissipation capabilities in high power density designs.

Note that the top of EPC FETs are connected to source potential, so for half-bridge topologies the Thermal Interface Material (TIM) needs to provide electrical isolation to the heatsink.

Recommended best practice thermal solutions are covered in detail in [How2AppNote012 - How to Get More Power Out of an eGaN Converter.pdf](#).




Figure 13: Exploded view of heatsink assembly using screws





Figure 14: A cross-section image of dual sided thermal solution

Note: Connecting the heatsink to ground is recommended and can significantly improve radiated EMI


The thermal design can be optimized by using the [GaN FET Thermal Calculator](#) on EPC's website.

TAPE AND REEL
(units in mm)




Type	A	N	C	D	w1	w2	T
8MM	Ø330±2	Ø100±2	Ø13.1±0.2	5.6±0.5	8.4±1.5	14.4	2.1±0.5
12MM	Ø330±2	Ø100±2	Ø13.1±0.2	5.6±0.5	12.4±1.5	18.4	2.1±0.5
16MM	Ø330±2	Ø100±2	Ø13.1±0.2	5.6±0.5	16.4±1.5	22.4	2.1±0.5
24MM	Ø330±2	Ø100±2	Ø13.1±0.2	5.6±0.5	24.4±1.5	30.4	2.1±0.5

Part Marking



Part Number	Laser Markings		
	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC2366	2366	YYYY	ZZZZA

PACKAGE OUTLINE AND DIMENSIONS



*The exposed die is the silicon substrate that is internally connected to the source.
It is not recommended to use it as an electrical connection


SYMBOL	Dimension (mm)			
	MIN	Nominal	MAX	Note
A			0.70	
A1	0.00	0.02	0.05	
A3		0.20 Ref		
b	0.25	0.30	0.35	4
D	2.50	2.60	2.70	
E	3.20	3.30	3.40	
e		0.65 BSC		
e1		0.725 BSC		
e2		1.151 BSC		
e3		0.80 BSC		
L	0.524	0.624	0.724	
L1	1.526	1.626	1.726	
L2	0.575	0.675	0.775	
L3	0.425	0.525	0.625	
L4	0.350	0.450	0.550	

SYMBOL	Dimension (mm)			
	MIN	Nominal	MAX	Note
K		0.350 Ref		
K1		0.425 Ref		
K2		0.375 Ref		
K3		0.350 Ref		
K4		0.175 Ref		
K5		0.500 Ref		
aaa		0.05		
bbb		0.10		
ccc		0.10		
ddd		0.05		
eee		0.08		
N		5		3
Notes		1, 2		


Notes:

- Dimensioning and tolerancing conform to ASME Y14.5-2009
- All dimensions are in millimeters
- N is the total number of terminals
- Dimension **b** applies to the metallized terminal. If the terminal has a radius on the other end of it, dimension **b** should not be measured in that radius area.
- Coplanarity applies to the terminals and all the other bottom surface metallization.

TRANSPARENT VIEW



PIN	DESCRIPTION
1	Gate
2	Source
3	Drain
4	Source
5	Drain


**RECOMMENDED
LAND PATTERN**
(units in mm)


Legend:

Part outline
Mask Opening

Radius = 0.05

Land pattern is solder mask defined

**RECOMMENDED
STENCIL DRAWING**
(units in mm)


Legend:

Part outline
Stencil opening

The recommended stencil should be 4mils (100 μm) thick, must be laser cut, and have openings per drawing.

Intended for use with SAC305 Type 4 solder, reference 88.5% metal content.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found and scooping issues.

