


EPC2374 – 40V GaN Power Transistor

Preliminary Engineering Datasheet

Preliminary

Die photo:



Summary:

e-GaN[®] 40 V, 101 A, 0.5mΩ typ Surface Mount
Package size 3.3mm x 3.3mm

Features:

- Ultra-low Q_G for High Frequency
- Best in class $R_{on} \times Q_G$ Figure of Merit (<12 mΩ nC)
- PQFN Package with Backside Thermal Pad
- No reverse recovery

Application:

- High Performance, high power-density DC-DC Conversion
- High-Frequency DC-DC Converters
- Synchronous Rectifiers

Description:

EPC's eGaN[®] power switching HEMTs have been specifically designed for critical applications in dc-dc conversion. These devices have exceptionally high electron mobility and a low temperature coefficient resulting in very low $R_{DS(on)}$ values. The lateral structure of the die provides for very low gate charge (Q_G) and extremely fast switching times. These features enable faster power supply switching frequencies resulting in higher power densities, higher efficiencies and more compact packaging. EPC2374 has been specifically designed for synchronous rectifier applications on the secondary side of a 48V-12V LLC converter, where it brings an industry leading low $R_{on} \times Q_G$ figure of merit and enables higher frequency and higher efficiency operation.

EPC2374 – 40V GaN Power Transistor

Preliminary Engineering Datasheet

Maximum Ratings			
Symbol	Parameter-Conditions	Value	Units
V _{DS}	Drain-to-Source Voltage	40	V
	Drain-to-Source Voltage (up to 10,000 5ms pulses at 150°C)	48	
I _D	Continuous Drain Current at V _{GS} = 5 V	101	A
I _{DM}	Pulsed (25°C, T _{PULSE} = 300 μs)	553	
V _{GS}	Gate-to-Source Voltage	6	V
V _{GS}	Gate-to-Source Voltage	-4	V
T _J	Operating Temperature	-40 to 150	°C
T _{STG}	Storage Temperature	-40 to 150	C

Static Characteristics (T _J = 25°C unless otherwise noted)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV _{DSS}	Drain to Source Voltage	V _{GS} = 0 V, I _D = TBD	40			V
I _{DSS}	Drain to Source Leakage	V _{DS} = 40 V, V _{GS} = 0 V		0.2		mA
		V _{DS} = 40 V, V _{GS} = 0 V, T _J = 125°C		0.9		
I _{GSS}	Gate to Source Forward Leakage	V _{GS} = 5 V		85		μA
	Gate to Source Forward Leakage [#]	V _{GS} = 5 V, T _J = 125°C				
	Gate to Source Reverse Leakage	V _{GS} = -2 V		300		
V _{GS(TH)}	Gate to Source Threshold Voltage	V _{DS} = V _{GS} , I _D = 20 mA	0.8	1.2	2.5	V
R _{DS(on)}	Drain to Source Resistance	V _{GS} = 5 V, I _D = 20A		0.5		mΩ
V _{SD}	Source-Drain Forward Voltage [#]	I _S = 0.5 A, V _{GS} = 0 V		1.7		V

All measurements were done with substrate shorted to source.

Defined by design. Not subject to production test.







Dynamic Characteristics [#] . (T _J = 25°C unless otherwise stated)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{ISS}	Input Capacitance	V _{DS} = 20 V, V _{GS} = 0 V		4520		pF
C _{RSS}	Reverse Transfer Capacitance			30		
C _{OSS}	Output Capacitance			991		
C _{OSS(ER)}	Effective Output Capacitance, Energy Related	V _{DS} = 0 to 20 V, V _{GS} = 0 V		1196		
C _{OSS(TR)}	Effective Output Capacitance, Time Related			1487		
Q _G	Total Gate Charge	V _{DS} = 20 V, V _{GS} = 5 V, I _D = 20A		24		nC
Q _{G Sync}	Total Gate Charge Synchronous	V _{DS} = 0 V, V _{GS} = 5 V, I _D = 0A		22		
Q _{GS}	Gate-to-Source Charge	V _{DS} = 20 V, I _D = 20A		7.5		
Q _{GD}	Gate-to-Drain Charge			3.6		
Q _{G(TH)}	Gate Charge at Threshold			4.3		
Q _{OSS}	Output Charge	V _{DS} = 20 V, V _{GS} = 0 V		34		
Q _{RR}	Source-Drain Recovery Charge			0		

All measurements were done with substrate shorted to source.





Defined by design. Not subject to production test.

EPC2374 – 40V GaN Power Transistor

Preliminary Engineering Datasheet



EPC2374 – 40V GaN Power Transistor Preliminary Engineering Datasheet




Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.

EPC2374 – 40V GaN Power Transistor

Preliminary Engineering Datasheet

Figure 10: Normalized Threshold Voltage vs. Temperature




EPC2374 – 40V GaN Power Transistor Preliminary Engineering Datasheet


TYPICAL THERMAL CONCEPT

The EPC2374 can take advantage of dual sided cooling to maximize its heat dissipation capabilities in high power density designs. **Note that the top of EPC FETs are connected to source potential, so for half-bridge topologies the Thermal Interface Material (TIM) needs to provide electrical isolation to the heatsink.**

Recommended best practice thermal solutions are covered in detail in [How2AppNote012 - How to Get More Power Out of an eGaN Converter.pdf \(epc-co.com\)](#).



Exploded view of heatsink assembly using screws



A cross-section image of dual sided thermal solution


Note: Connecting the heatsink to ground is recommended and can significantly improve radiated EMI

The thermal design can be optimized by using the [GaN FET Thermal Calculator \(epc-co.com\)](#)

EPC2374 – 40V GaN Power Transistor


Preliminary Engineering Datasheet

PACKAGE OUTLINE AND DIMENSIONS




* The exposed die is the silicon substrate that is internally connected to the source. It is not recommended to use it as an electrical connection.

SIDE VIEW 2



DIMENSION (mm)				
SYMBOL	MIN	NOMINAL	MAX	NOTE
A	-	-	0.70	
A1	0.00	0.02	0.05	
A3	-	-	0.25	
D	3.20	3.30	3.40	
b	0.25	0.30	0.35	4
E	3.20	3.30	3.40	
e		0.650 BSC		
e1		0.725 BSC		
e2		0.800 BSC		
e3		1.150 BSC		
L	0.874	0.974	1.074	
L1	1.876	1.976	2.076	
L2	0.425	0.525	0.625	
L3	0.575	0.675	0.775	
L4	0.350	0.450	0.550	
K		0.350 REF		
K1		0.375 REF		
K2		0.525 REF		
K3		0.350 REF		
K4		0.350 REF		
K5		0.851 REF		
aaa		0.05		
bbb		0.10		
ccc		0.10		
ddd		0.05		
eee		0.08		
N		5		3


- Notes:
1. Dimensions and tolerancing conform to ASME Y14.5-2009
 2. All dimensions are in millimeters
 3. N is the total number of terminals
 4. Dimension b applies to the metallized terminal. If the terminal has a radius on the other end of it, dimension b should not be measured in that radius area.
 5. Coplanarity applies to the terminals and all the other bottom surface metallization.



EPC2374 – 40V GaN Power Transistor


Preliminary Engineering Datasheet

TRANSPARENT VIEW:



PIN	DESCRIPTION
1	Gate
2	Source
3	Drain
4	Source
5	Drain

RECOMMENDED LAND PATTERN (units in mm):



Legend:

Part outline
Mask Opening


Radius = 0.05

Land pattern is solder mask defined

EPC2374 – 40V GaN Power Transistor

Preliminary Engineering Datasheet

RECOMMENDED STENCIL DRAWING (units in mm):



Legend:

Part Outline


Stencil Opening

The recommended stencil should be 4mils (100um) thick, must be laser cut, and have openings per drawing. Intended for use with SAC305 Type 4 solder, reference 88.5% metal content.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found and scooping issues.

EPC2374 – 40V GaN Power Transistor Preliminary Engineering Datasheet

RECOMMENDED COPPER DRAWING (units in mm):




Legend:
Part outline
Copper
Radius = 0.05


EPC2374 – 40V GaN Power Transistor Preliminary Engineering Datasheet

ADDITIONAL RESOURCES AVAILABLE

Solder mask defined pads are recommended for best reliability.



Solder mask defined versus non-solder mask defined pad



Effect of solder mask design on the solder ball symmetry

- Assembly resources – https://epc-co.com/epc/Portals/0/epc/documents/product-training/Appnote_GaNassembly.pdf
- Library of Altium footprints for production FETs and ICs – <https://epc-co.com/epc/documents/altium-files/EPC%20Altium%20Library.zip> (for preliminary device Altium footprints, contact EPC)

Prior to final qualification and production release, engineering samples might not meet all datasheet specifications.

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.
EPC Patents: <http://epc-co.com/epc/AboutEPC/Patents.aspx>

Revised August, 2025