



The eGaN® FET
Journey Continues

Paralleling eGaN® FETs for Efficient Power Conversion




Alex Lidow and Michael de Rooij
Efficient Power Conversion Corporation

Agenda




- **What happens when eGaN® FETs are paralleled?**
- **What are the best solutions?**
- **Introducing the Parallel Impact Figure (PIF)**
- **Layout Do's and Don'ts**
- **Summary**

Half-Bridge topologies





Switching Dynamics





Switching Dynamics – Turn On

FET Turn-On




Switching Dynamics – Turn Off

FET Turn-off



Half Bridge Layout Evaluations



Single Component Sided

Double Component Sided


Introducing the PIF




- Based on dv/dt and di/dt immunity
- Normalizes evaluations relative to a single FET
- Can be used to predict switching performance

$$PIF_n = \frac{\frac{dv_1}{dt} + \frac{di_1}{dt}}{\frac{dv_n}{dt} + \frac{di_n}{dt}}$$

PIF for Half Bridge Layouts




Best Layout Configuration




Layout Recommendation

Half Bridge Layout To Minimize And Balance Source Inductance





Into The Drains



Layout Recommendation


Half Bridge
Layout To
Minimize
And
Balance
Source
Inductance




To The Drains Sources

Layout Recommendation

Half Bridge
Layout To
Minimize
And
Balance
Source
Inductance





From Sources



Layout Recommendation

Use Lots Of
Vias To Stitch
The Contacts To
Inner Planes

And
Balance
Source
Inductance



Layout Recommendation: Gates


Gate Return Planes
Connect To At Least
First Set Of Source Vias

High Gate


High Gate Return

Low Gate

Low Gate Return




Layout Detail




Vias on both
sides of the
FET. Current
exits pad in two
directions



PIF for Best Layout



Board Layout Design B




Parallel eGaN FET Buck Converter



Parallel eGaN® FET Buck Converter


Efficiency at 1 MHz




$12 \text{ V}_{\text{IN}} - 1.2 \text{ V}_{\text{OUT}}$

Half Bridge Layout *Best* Practice


4



6




8




Double Component Sided

Layout ***Don'ts***

Single Component Sided



Double Component Sided



Summary



- eGaN FETs can be paralleled
- Two devices can be paralleled without loss of performance
- The PIF is a useful tool for comparing layouts and predicting switching performance



*The end of the road
for silicon.....*

*is the beginning of
the eGaN FET
journey!*