QUALIFICATION REPORT EPC Reliability & Quality

# EPC eGaN® FET Qualification Report EPC2121



Dr. Shengke Zhang, Vice President of Reliability, Efficient Power Conversion Corporation

This report summarizes the Product Qualification results for EPC part number EPC2121. The EPC2121 meets all required qualification requirements and is released for production.

# Scope

The testing matrix in this qualification report covers the qualification of EPC2121, a 100 V eGaN bidirectional power transistor.

Part	Voltage	R <sub>DS(on)</sub>	Package Size
Number	(V)	(mΩ)	(mm x mm)
EPC2121	100	78	

### **Qualification Test Overview**

EPC's eGaN FETs were subjected to a wide variety of stress tests under conditions that are typical for silicon-based power MOSFETs. These tests included:

- High temperature reverse bias (HTRB): Parts are subjected to an 80% of the maximum rated drain-source voltage at the maximum rated temperature (150°C).
- High temperature gate bias (HTGB): Parts are subjected to the maximum rated gate-source voltage (6 V) at the maximum rated temperature (150°C).
- Preconditioning: Parts undergo the following steps in sequence: (1) 125°C bake for a minimum of 24 hours; (2) Moisture Sensitivity Level 1 (MSL1); (3) 3 times reflow.
- Biased highly accelerated test (bHAST): Parts are soaked for 96 hours at 130°C, 85% humidity, and vapor pressure 33.3 psia with a constant drain-source voltage (80 V).
- Moisture sensitivity level (MSL): Parts are subjected to moisture, temperature, and three cycles of reflow.
- Temperature cycling (TC): Parts are subjected to alternating high and low temperature extremes from -40°C to 125°C for a total of 1000 cycles.
- Electrostatic Discharge (ESD) Characterization: Parts are tested under both Human Body Model (HBM) and Charged Device Model (CDM) to assess device susceptibility to electrostatic discharge events.

The stability of the devices is verified with DC electrical tests after reliability stressing. The electrical parameters are measured at timezero and at interim readout points at room temperature. Electrical parameters such as the gate-source leakage, drain-source leakage, gate-source threshold voltage, and on-state resistance are compared against the data sheet specifications. A failure is recorded when a part exceeds the datasheet specifications. eGaN FETs are stressed to meet the latest Joint Electron Device Engineering Council (JEDEC) JESD47L<sup>1</sup> standard.

Parts for all tests were mounted onto high Tg FR4 adaptor cards. Adaptor cards of 1.6 mm in thickness with two copper layers were used. For reliability tests the top and bottom copper layer was 1 oz copper. Kester WP616 type 4 SAC305 solder with no clean flux was used for mounting the parts onto an adaptor card.

<sup>1</sup>JESD47L, "Stress-Test-Driven Qualification of Integrated Circuits", December 2022

**QUALIFICATION REPORT EPC Reliability & Quality** 

# **High Temperature Reverse Bias**

Parts from three lots were subjected to 80% of the maximum rated drain-source voltage at the maximum rated temperature for a stress period of 1000 hours. A total of 77 parts of each  $V_{D1}$  and  $V_{D2}$  were tested per lot at  $V_{DS} = 80 \text{ V}$ .

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
HTRB	EPC2121	S (0.9 x 0.9)	$T = 150$ °C, $V_{D2} = 80$ V, $D2 = S = G = GND$	0	77 x 3	1000
HTRB	EPC2121	S (0.9 x 0.9)	$T = 150$ °C, $V_{D1} = 80$ V, $D1 = S = G = GND$	0*	77 x 3	1000

Table 1. High Temperature Reverse Bias Test

\*After 1000 hours of HTRB test, 1/462 device showed high forward gate leakage current that exceeded the datasheet limit, but all other parameters were normal and showed no abnormal parametric shift. Physical destructive analysis was conducted on the device but found no physical damage at the leakage site. The anomalously high gate leakage current is inconsistent with the HTRB stress conditions, where the gate terminal was unbiased throughout the HTRB stress. It is highly suspected that the increased gate leakage is caused by handling or testing after stress. Therefore, this device is excluded from the distribution.

# **High Temperature Gate Bias**

A total of 77 parts from three lots were subjected to 6 V gate-source bias at the maximum rated temperature for a stress period of 1000 hours.

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
HTGB	EPC2121	S (0.9 x 0.9)	$T = 150$ °C, $V_{GD} = 80$ V, $D1 = D2 = S = GND$	0	77 x 3	1000

Table 2. High Temperature Gate Bias Test

### **Moisture Sensitivity Level**

A total of 77 parts from six lots were subjected to 80% RH at 85°C for a stress period of 168 hours (as defined by J-STD-020F<sup>2</sup> for MSL1 products). The parts were also subjected to three cycles of Pb-free reflow in accordance with the IPC/JEDEC joint Standard J-STD-020.

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
MSL1	EPC2121	S (0.9 x 0.9)	T = 85°C, RH = 85%, 3x reflow	0	77 x 6	168

Table 3. High Temperature High Humidity Reverse Bias Test

### **Biased Highly Accelerated Test**

A total of 77 parts per each drain for three lots were subjected to 80 V drain-source voltage at a temperature of 130°C, with a relative humidity of 85%, and vapor pressure of 33.3 psia for a stress period of 96 hours.

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
bHAST	EPC2121	S (0.9 x 0.9)	T=130°C, RH = 85%, VP = 33.3 psia, $V_{D1}$ = 80 V, D2 = S = G = GND	0	77 x 3	96
bHAST	EPC2121	S (0.9 x 0.9)	T=130°C, RH = 85%, VP = 33.3 psia, $V_{D2}$ = 80 V, D1 = S = G = GND	0	77 x 3	96

Table 4. High Temperature Storage Test

<sup>&</sup>lt;sup>2</sup> J-STD-020F, "Moisture/Reflow Sensitivity Classification for Non-hermetic Surface Mount Devices (SMDs)", December 2022

**QUALIFICATION REPORT EPC Reliability & Quality** 

# **Temperature Cycling**

Parts mounted on FR4 test coupons from three lots were subjected to temperature cycling between -40°C and +125°C. A ramp rate of 15°C/min and dwell times of 10 minutes was used in accordance with the JEDEC Standard JESD22A1043. All parts went through pre-conditioning prior to TC.

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Cys)
TC	EPC2121	S (0.9 x 0.9)	-40 to +125°C, Air	0	77 x 3	1000

*Table 5. Temperature Cycling Test* 

# **Electrostatic Discharge (ESD) Sensitivity**

Parts were tested for ESD sensitivity using the human body model (HBM). Testing was conducted according to JEDEC JS-001-2023<sup>4</sup> for HBM. Device parameters were measured before and after ESD testing. EPC2121 passed HBM with a rating of 250 V.

As per JEDEC standard JS-002-2022<sup>5</sup>. CDM rating is dependent upon the die size. EPC2121 should have a CDM rating of 1000 V by matrix<sup>6</sup>.

Stress Test	Part Number	Die Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)
ESD-HBM	EPC2121	S (0.9 x 0.9)	250 V	0	3 x 1

Table 6. ESD HBM Test

<sup>&</sup>lt;sup>3</sup>JEDEC standard, , JESD22-A104, "Temperature cycling", November 2020

<sup>&</sup>lt;sup>4</sup>JS-001-2023, "Human Body Model (HBM) Component Level", July 2023

<sup>&</sup>lt;sup>5</sup>JS-002-2022, ""Charged Device Model Testing of Integrated Circuits", December 2022

<sup>&</sup>lt;sup>6</sup>EPC2302 Qualification report: https://epc-co.com/epc/Portals/0/epc/documents/reports/qualification/QR-EPC2302.pdf