EPC eGaN® FET Qualification Report EPC2308



Dr. Shengke Zhang, Vice President of Reliability, Efficient Power Conversion Corporation

The testing matrix in this qualification report covers the qualification of EPC2305 and EPC2308, 150 V eGaN power transistors in a QFN package with exposed silicon on top for low thermal resistance from junction to top-side heatsink sharing the same device design and fabrication process.

Scope

The testing matrix in this qualification report covers the qualification of EPC2308, a 150 V eGaN power transistor.

Part Number	Voltage (V)	R _{DS(on)} (mΩ)	Package Size (mm x mm)
EPC2305	150	3	L (3 x 5)
EPC2308	150	6	L (3 x 5)

Qualification Test Overview

EPC's eGaN FETs were subjected to a wide variety of stress tests under conditions that are typical for silicon-based power MOSFETs. These tests included:

- High temperature reverse bias (HTRB): Parts are subjected to an 80% of the maximum rated drain-source voltage at the maximum rated temperature (150°C).
- High temperature gate bias (HTGB): Parts are subjected to the maximum rated gate-source voltage (6 V) at the maximum rated temperature (150°C).
- Preconditioning: Parts undergo the following steps in sequence: (1)
 125°C bake for a minimum of 24 hours; (2) Moisture Sensitivity Level
 2 (MSL2); (3) 3 times reflow.
- Biased highly accelerated test (bHAST): Parts are subjected to a constant drain-source voltage (100 V) for 96 hours at 130°C, 85% humidity, and vapor pressure 33.3 psia.
- Moisture sensitivity level (MSL): Parts are subjected to moisture, temperature, and three cycles of reflow.
- Temperature cycling (TC): Parts are subjected to alternating high and low temperature extremes from -40°C to 125°C for a total of 1000 cycles.
- Electrostatic Discharge (ESD) Characterization: Parts are tested under both Human Body Model (HBM) and Charged Device Model (CDM) to assess device susceptibility to electrostatic discharge events.

The stability of the devices is verified with DC electrical tests after reliability stressing. The electrical parameters are measured at time-zero and at interim readout points at room temperature. Electrical parameters such as the gate-source leakage, drain-source leakage, gate-source threshold voltage, and on-state resistance are compared against the data sheet specifications. A failure is recorded when a part exceeds the datasheet specifications. eGaN FETs are stressed to meet the latest Joint Electron Device Engineering Council (JEDEC) JESD47L¹ standard.

Parts for all tests were mounted onto high Tg FR4 adaptor cards. Adaptor cards of 1.6 mm in thickness with two copper layers were used. The top and bottom copper layer thickness is 2 oz. Kester WP616 type 4 SAC305 solder with no clean flux was used for mounting the parts onto an adaptor card.

¹JESD47L, "Stress-Test-Driven Qualification of Integrated Circuits", December 2022

QUALIFICATION REPORT EPC Reliability & Quality

High Temperature Reverse Bias

EPC2308 is qualified by matrix through testing two lots of EPC2305 and one lot of EPC2308. Parts from the three lots were subjected to 80% of the maximum rated drain-source voltage at the maximum rated temperature for a stress period of 1000 hours.

Stress Test	Part Number	Package Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
HTRB	EPC2305	L (3 x 5)	$T = 150$ °C, $V_{DS} = 120 \text{ V}$	0	88 x 2	1000
HTRB	EPC2308	L (3 x 5)	T = 150°C, V _{DS} = 120 V	0	88 x 1	1000

Table 1. High Temperature Reverse Bias Test

High Temperature Gate Bias

EPC2308 is qualified by matrix through testing two lots of EPC2305 and one lot of EPC2308. Parts from the three lots were subjected to 6 V gatesource bias at the maximum rated temperature for a stress period of 1000 hours.

Stress Test	Part Number	Package Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
HTGB	EPC2305	L (3 x 5)	$T = 150$ °C, $V_{GS} = 6 \text{ V}$	0	77 x 2	1000
HTGB	EPC2308	L (3 x 5)	$T = 150$ °C, $V_{GS} = 6 \text{ V}$	0	77 x 1	1000

Table 2. High Temperature Gate Bias Test

Biased Highly Accelerated Test

EPC2308 is qualified by matrix through testing two lots of EPC2305 and one lot of EPC2308. Parts were subjected to 100 V drain-source voltage at a temperature of 130°C, with a relative humidity of 85%, and vapor pressure of 33.3 psia for a stress period of 96 hours. Drain-source bias is limited to a maximum of 100 V to prevent arcing in a high humidity chamber.

Stress Test	Part Number	Package Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
bHAST	EPC2305	L (3 x 5)	$T=130$ °C, RH = 85%, VP = 33.3 psia, $V_{DS} = 100 \text{ V}$	0	77 x 2	96
bHAST	EPC2308	L (3 x 5)	$T=130$ °C, RH = 85%, VP = 33.3 psia, $V_{DS} = 100 \text{ V}$	0	77 x 1	96

Table 3. Biased Highly Accelerated Test

Moisture Sensitivity Level

Parts from six lots were subjected to 60% RH at 85°C for a stress period of 168 hours (as defined by J-STD-020F² for MSL2 products). The parts were also subjected to three cycles of Pb-free reflow in accordance with the IPC/JEDEC joint Standard J-STD-020.

Stress Test	Part Number	Package Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Hrs)
MSL2	EPC2305	L (3 x 5)	T = 85°C, RH = 60%, 3x reflow	0	77 x 6	168
MSL2	EPC2308	L (3 x 5)	T = 85°C, RH = 60%, 3x reflow	0	77 x 2	168

Table 4. Moisture Sensitivity Level Test

² J-STD-020F, "Moisture/Reflow Sensitivity Classification for Non-hermetic Surface Mount Devices (SMDs)", December 2022

QUALIFICATION REPORT EPC Reliability & Quality

Temperature Cycling

EPC2308 is qualified by matrix through testing two lots of EPC2305 and two lot of EPC2308. Parts mounted on FR4 test coupons from four lots were subjected to temperature cycling between -40°C and +125°C. A ramp rate of 15°C/min and dwell times of 10 minutes was used in accordance with the JEDEC Standard JESD22A104³. All parts went through pre-conditioning prior to TC.

Stress Test	Part Number	Package Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)	Duration (Cys)
TC	EPC2305	L (3 x 5)	-40 to +125°C, Air	0	77 x 2	1000
TC	EPC2308	L (3 x 5)	-40 to +125°C, Air	0	77 x 2	1000

Table 5. Temperature Cycling Test

Electrostatic Discharge (ESD) Sensitivity

Parts were tested for ESD sensitivity using the human body model. Testing was conducted according to JEDEC JS-001-2023⁴ for HBM. Device parameters were measured before and after ESD testing. EPC2308 passed HBM with a rating of 2000 V.

As per JEDEC standard JS-002-2022⁵. CDM rating is dependent upon the package size. EPC2308 should have a CDM rating of 1000 V by matrix⁶.

Stress Test	Part Number	Package Size (mm x mm)	Test Condition	# of Failure	Sample Size (unit x lot)
ESD-HBM	EPC2305	L (3 x 5)	500 V	0	3 x 1
ESD-HBM	EPC2305	L (3 x 5)	1000 V	0	3 x 1
ESD-HBM	EPC2305	L (3 x 5)	2000 V	0	3 x 1
ESD-HBM	EPC2308	L (3 x 5)	500 V	0	3 x 1
ESD-HBM	EPC2308	L (3 x 5)	1000 V	0	3 x 1
ESD-HBM	EPC2308	L (3 x 5)	2000 V	0	3 x 1

Table 6. ESD HBM Test

² J-STD-020F, "Moisture/Reflow Sensitivity Classification for Non-hermetic Surface Mount Devices (SMDs)", December 2022

³JEDEC standard, , JESD22-A104, "Temperature cycling", November 2020

⁴JS-001-2023, "Human Body Model (HBM) Component Level", July 2023

⁵JS-002-2022, ""Charged Device Model Testing of Integrated Circuits", December 2022

⁶EPC2302 Qualification report." https://epc-co.com/epc/Portals/0/epc/documents/reports/qualification/QR-EPC2302.pdf"