Sign up today to get the latest news and updates from EPC on new product announcements, applications work, and much more. Sign up for EPC email updates.

eGaN FET-Silicon Power Shoot-Out Volume 13, Part 2: Optimal PCB Layout

Optimizing PCB layout for an eGaN FET based point of load (POL) buck converter will reduce parasitics, thus leading to improved efficiency, faster switching speeds, and reduced device voltage overshoot compared to conventional MOSFET based designs.

By David Reusch, Ph.D., Director, Applications, Efficient Power Conversion

Read the article