News

Sign up today to get the latest news and updates from EPC on new product announcements, applications work, and much more. Sign up for EPC email updates.

PCB Power Loop Layout for Chip-scale Package GaN FETs Optimizes Electrical and Thermal Performance

PCB Power Loop Layout for Chip-scale Package GaN FETs Optimizes Electrical and Thermal Performance

In this article, different power loop layouts are analyzed with simultaneous considerations for thermal management and electric parasitics.

The results show that an improved layout can provide a significant reduction in operating temperature rise while maintaining electrical performance benefits.

EE Power
October, 2022
Read Article